Addressing a memory
address (n+m bits)
d e c o d e r
multiplexer ( 2m :1)
memory cell array
2m k-bit words per row
n
m
2n rows
k bits wide (k bits/word)
2n by 2m*k bits
Want square memory array
Want simple decoding logic
Problem: A 1Meg×1 RAM uses 1,048,576 20-input NANDs?
Want short data & address lines
Previous slide
Next slide
Back to first slide
View graphic version