Pipelining: When and where

• When?

  • Throughput more important than latency
    • Signal processing
  • Logic delays >> flip-flop setup/hold times
  • No acyclic logic

• Where?

  • At natural breaks in the combinational logic
  • Adding registers makes sense

Reg Logic Reg

Previous slide

Next slide

Back to first slide

View graphic version