Optimizing FSMs for FPGAs
Constraints
- Xilinx CLBs
- Two 4-input logic functions
- No output logic
- Foundation toolset
- You minimize the state diagram
- You encode the FSM states
Our (CSE467) approaches
- One-hot (or one-cold) encodings
- Output encoding
- FSM partitioning
- Subroutine extraction