Mealy machine reduce 1s again...

module reduce (clk, reset, in, out); input clk, reset, in; output out; reg state; // state register assign out = state & in;

always @(posedge clk) if (reset) state = 0;

else state = in;

endmodule

Notice the next state is the input...