N-bit register with asynchronous reset

Previous slide Next slide Back to first slide View graphic version