Sequential Verilog
Sequential circuits: Registers & combinational logic
- We will use positive edge-triggered registers
- Avoid latches and negative edge-triggered registers
Register is triggered by �posedge clk�
module register(Q, D, clock); input D, clock; output Q; reg Q; always @(posedge clock) begin