always example

module register(Q, D, clock); input D, clock; output Q; reg Q; always @(posedge clock) begin

Q = D;

end

endmodule

• always triggers at the specified conditions

  • Example: A D-type register

Previous slide

Next slide

Back to first slide

View graphic version