Simulation

• No Verilog test fixture (unless you synthesize it)

• Can view the simulation interactively in the schematic window

Previous slide

Next slide

Back to first slide

View graphic version