Verilog versus VHDL

• Both “IEEE standard” languages

• Most tools support both

• Verilog is “simpler”

  • Less syntax, fewer constructs

• VHDL is structured for large, complex systems

  • Better modularization

Previous slide

Next slide

Back to first slide

View graphic version