Consequences of clock skew
Sequential design assumes that all storage elements toggle at exactly the same time
- Not possible in real systems
- Variable gate and wire delays
Skew gets worse as systems get faster
- Wire delays take up a larger fraction of overall delay
How to minimize the problem
- Distribute clock signals in same direction as data flow
- Equalize gate loading
- Equalize wire lengths