Xilinx FPGA Combinational Logic

CLB

CLB

9 Input Parity Logic

• Examples

  • n-input parity function: 5 input = 1 CLB, 2 levels yield up to 25 inputs

Previous slide

Next slide

Back to first slide

View graphic version