Master-slave D

Very common in real devices (esp. IC design)
- 2 successive D latches
  - Break flow by using alternating clocks
- View master-slave pair as one device
  - IN passes to OUT at falling clock edge

Out

CLK

master latch

slave latch

Clk

Very common in real devices (esp. IC design)