The D flip-flop

• Gate-level implementation uses 6 gates

  • Transistor-level designs use only 10 transistors

• At the clock edge, the D flip-flop takes D to Q

  • Defer the circuit details until cse468

D

>

Q

Previous slide

Next slide

Back to first slide

View graphic version