…designing a system
Guidelines
- Separate datapath and control
- Extract subroutines (counters) from FSMs
- Asynchronous inputs, hazards, metastability, skew
Verilog
- reg, always, assign, etc.
- Functions
- Blocking & non-blocking assignments
- Incomplete assignments