PPT Slide

CSE 467

5 – FPGAs

Xilinx FPGA basic cell (3000 series)

• Configurable logic block two flip-flops (edge-triggered) any function of up to 5 inputs global reset, clock, clock, enable, one independent input

27

Previous slide

Next slide

Back to first slide

View graphic version