

Electrical realities

- ◆ Today
 - ⇒ Review basic electronics
 - ⇒ Some real-world examples
 - ⇒ Fixed-function logic
 - ⇒ Oscilloscopes

Basic electronics

- ◆ What you should know
 - ⇒ Voltage and current
 - ⇒ Resistors
 - ⇒ Capacitors
 - ⇒ Inductors
 - ⇒ Time constants
 - ⇒ Bandwidth and risetime

Current and voltage

- ◆ Current is the flow of charge
 - ⇒ Assume positively charged particles
 - ◆ Real physical current is negatively charged electrons
 - ⇒ Units are amps; we will use mA ($10^{-3}A$) or μA ($10^{-6}A$)
 - ◆ 1 amp = 1 coulomb/sec
 - ⇒ 1 electron has a charge of -1.6×10^{-19} coulombs
- ◆ Voltage is a measure of potential energy
 - ⇒ Work that can be done by the electrons
 - ⇒ Must *always* have a reference; we will use ground
 - ⇒ Units are volts; we will use V or mV ($10^{-3}V$)

Energy and power

- ◆ Energy is measured in joules
 - ⇒ Raising the potential of 1 coulomb of (positive) charge by 1V takes 1 joule of energy
- ◆ Power is measured in Watts
 - ⇒ Energy per unit time
 - ◆ Joules/second
 - ⇒ In a circuit, $P = IV$
 - ◆ in Watts = Joules/second


Resistors



- ◆ Ohm's law: $v = iR$
- ◆ Energy = $\int_0^t i v dt = \int_0^t i^2 R dt = I^2 R t$ (assuming $i = \text{constant} \equiv I$)
 - ⇒ $i \equiv$ current (time varying); $I \equiv$ current (d.c.)
 - ⇒ $v \equiv$ voltage; $R \equiv$ resistance
- ◆ Power = $\frac{dE}{dt} = I^2 R$

Resistors (con't)

Resistors in series




$$V - iR_1 - iR_2 = 0$$

$$i = \frac{V}{R_1 + R_2} = \frac{V}{R_{eq}}$$

$$R_{eq} = R_1 + R_2$$

Resistors in parallel



$$i_1 = \frac{V}{R_1} \quad i_2 = \frac{V}{R_2} \quad i_{total} = i_1 + i_2$$

$$\frac{V}{R_{eq}} = i_{total} = \frac{V}{R_1} + \frac{V}{R_2}$$

$$\frac{1}{R_{eq}} = \frac{1}{R_1} + \frac{1}{R_2}$$

Capacitors



$$q = CV \quad i = \frac{dq}{dt} = C \frac{dV}{dt}$$

$$\text{Energy} = \int_0^{\infty} i v dt = \int_0^{\infty} CV \frac{dV}{dt} dt = C \int_0^{V_c(t=\infty)} V dV = \frac{1}{2} CV^2$$


$\Rightarrow q \equiv$ charge; $i \equiv$ current = dq/dt
 $\Rightarrow v \equiv$ voltage; $C \equiv$ capacitance

$$\text{Power} = \frac{dE}{dt} = 0$$

\Rightarrow Capacitors are dissipationless

Capacitors (con't)

Capacitors in series




$$V_1 = \frac{q}{C_1} \quad V_2 = \frac{q}{C_2} \quad V = V_1 + V_2$$

$$\frac{q}{C_{eq}} = V = \frac{q}{C_1} + \frac{q}{C_2}$$

$$\frac{1}{C_{eq}} = \frac{1}{C_1} + \frac{1}{C_2}$$

Capacitors in parallel



$$q_1 = C_1 V \quad q_2 = C_2 V \quad q_{eq} = C_{eq} V$$

$$q_{eq} = q_1 + q_2$$

$$C_{eq} V = C_1 V + C_2 V$$

$$C_{eq} = C_1 + C_2$$

Inductors



$$\Phi = Li \quad V = -\frac{d\Phi}{dt} = L \frac{di}{dt}$$

$$\text{Energy} = \int_0^{\infty} i v dt = \int_0^{\infty} Li \frac{di}{dt} dt = L \int_0^{I_c(t=\infty)} i di = \frac{1}{2} LI^2$$


$\Rightarrow \Phi \equiv$ flux; $v \equiv$ voltage = $d\Phi/dt$
 $\Rightarrow i \equiv$ current; $L \equiv$ inductance

$$\text{Power} = \frac{dE}{dt} = 0$$

\Rightarrow Inductors are dissipationless

Inductors (con't)

Inductors in series



$$\Phi_1 = L_1 I \quad \Phi_2 = L_2 I \quad \Phi_{eq} = L_{eq} I$$

$$\Phi_{eq} = \Phi_1 + \Phi_2$$

$$L_{eq} I = L_1 I + L_2 I$$

$$L_{eq} = L_1 + L_2$$

Inductors in parallel





$$I_1 = \frac{\Phi}{L_1} \quad I_2 = \frac{\Phi}{L_2} \quad I = I_1 + I_2$$

$$\frac{\Phi}{L_{eq}} = I = \frac{\Phi}{L_1} + \frac{\Phi}{L_2}$$

$$\frac{1}{L_{eq}} = \frac{1}{L_1} + \frac{1}{L_2}$$

Time constants



$$V_{in} = V_r + V_{out} \quad v_r = iR \quad i = C \frac{dV_{out}}{dt}$$

$$V_{in} = iR + V_{out}$$

$$V_{in} = RC \frac{dV_{out}}{dt} + V_{out}$$

$$-RC dV_{out} = (V_{out} - V_{in}) dt$$

$$\frac{dt}{RC} = \frac{dV_{out}}{(V_{out} - V_{in})}$$

$$-\frac{1}{RC} \int_0^t dt = \int_0^{V_{out}(t)} \frac{dV_{out}}{(V_{out} - V_{in})}$$


$$-\frac{t}{RC} = \ln(V_{out}(t) - V_{in}) - \ln(-V_{in})$$

$$V_{out}(t) = V_{in} \left(1 - e^{-\frac{t}{RC}} \right)$$

Transient power

- Synchronous (clocked) circuits have huge transient supply currents**
 - \Rightarrow Logic elements switch simultaneously
 - \Rightarrow Peak current is orders of magnitude larger than static current


CMOS inverter switching threshold and short-circuit current



- Wire resistance and inductance causes transient voltage bounce on power bus**

Power and ground bounce

- Bus drops reduce logic-gate voltages
 - Switching currents are smaller
 - Logic gates are slower
- Bus drops reduce noise margins
 - Especially for low-voltage logic
 - Can cause bit errors!
- Inverter has less output current
- Bus drop can cause M_1 to erroneously discharge node X



Example 1

- You must test a high-speed FPGA
 - Output rise times (10% – 90%) are 2ns
- What is the minimum scope bandwidth?
 - For you to see rising edges reliably

Example 2

- An inverter drives a 50pF load capacitor at 100MHz
 - How much power does it dissipate driving the load?




Figure 3-32 Output voltage and supply current during discharge of C_L


$$\text{Power} = C_L V_{DD}^2 f = (50 \times 10^{-12} \text{ F})(5\text{V})^2 (100 \times 10^6) = 125 \text{ mW}$$

Example 3

- A processor IC has a transient (surge) current of 12A every time the clock switches. The surge risetime is 2ns.
 - The PCB trace resistance is 0.15Ω
 - What is the resistive voltage drop?
 - $V_R = iR = (12\text{A})(0.15\Omega) = 180\text{mV}$
 - The chip uses 20 V_{DD} bondwires, each with an inductance of 1nH
 - What is the inductive voltage drop?
 - $V_L = L \frac{di}{dt} = \left(\frac{1\text{nH}}{20}\right) \left(\frac{12\text{A}}{2\text{ns}}\right) = 300\text{mV}$

IC Logic levels, voltage, & definitions

- Logic gates operate on **real physical voltages**



"1" == high voltage
 "0" == low voltage
 AND Gate
 "1" AND "1" = "1"

- We cannot guarantee precise voltages, so we allow a range
 - V_{oh} == minimum output voltage high
 - V_{ol} == maximum output voltage low
 - Guaranteed logic swing == $V_{oh} - V_{ol}$
 - V_{ih} == minimum input voltage high
 - V_{il} == maximum input voltage low
 - Noise margin: $NM_L = V_{il} - V_{ol}$ $NM_H = V_{oh} - V_{ih}$

TTL and CMOS logic levels

- TTL == Transistor-transistor logic (bipolar transistors)
- CMOS == Complementary metal oxide semiconductor
- TTL I/O are closer to ground than CMOS
 - Logic families not 100% compatible
 - More about this later





Figure 3-26 Logic levels and noise margins for the HC-series CMOS logic family.

TTL/CMOS Transfer Characteristics



More definitions

- ♦ Propagation delay: The delay through a gate
 - ◊ Measured at the 50% points on the input and output waveforms
 - ◊ Has a range: min/typical/max
 - ◊ Depends on the fanout
 - ♦ The number of loads the gate drives
 - ◊ **Your design must work over the entire delay range**
- ♦ Rise and fall times: Time for a signal to transition
 - ◊ Typically measured at 10% to 90% of the logic swing
 - ♦ Sometimes at 20% to 80%
- ♦ Pulse width — time that an output stays high
 - ◊ Duty cycle = (pulse width) ÷ (pulse period)
 - ◊ Frequency = 1 / period

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Octal 3-State Noninverting D Flip-Flop High-Performance Silicon-Gate CMOS

The MC54/74HC374 is similar in pinout to the 74244. The device inputs are compatible with standard CMOS devices, with no exceptions; they are compatible with LVTTL inputs.

Output Enable (OE) and Output Disable (OD) are active-low inputs. When OE is high, the output is disabled. When OD is high, the output is disabled. The output is disabled when either OE or OD is high. The output is enabled when both OE and OD are low.

The MC54/74HC374 is similar in pinout to the 74244, which has two outputs. The MC54/74HC374 has eight outputs.

Output Enable (OE) and Output Disable (OD) are active-low inputs. When OE is high, the output is disabled. When OD is high, the output is disabled. The output is disabled when either OE or OD is high. The output is enabled when both OE and OD are low.

Operating Voltage Range: 2 to 6 V

Low Power Consumption

High Noise Immunity: Protection of CMOS Devices

Is Compliant with the Requirements Defined by JEDEC Standard No. 7A

Chip Complies: 208 PCTA or 80.5 Equivalent Gate

MC54/74HC374

8-BIT BUS BUFFERS WITH 3-STATE OUTPUTS

ORDERING INFORMATION

MC54HC374: Plastic

MC74HC374: Plastic

MC54HC374: SOIC

MC74HC374: SOIC

TA: -55°C to 125°C for all packages

Consult Motorola for details

FUNCTION TABLE

Output	OE	OD	Q
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

LOGIC DIAGRAM

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Maximum)	6.5	V
V _{OL}	DC Output Voltage (Maximum)	-1.5 to V _{CC} - 1.5	V
V _{OH}	DC Output Voltage (Minimum)	-1.5 to V _{CC} - 1.5	V
I _{OL}	DC Output Current (Maximum)	25	mA
I _{OH}	DC Output Current (Minimum)	25	mA
I _{CC}	DC Supply Current (Maximum)	25	mA
I _{CC}	DC Supply Current (Minimum)	25	mA
T _{STG}	Storage Temperature (Maximum)	125	°C
T _{STG}	Storage Temperature (Minimum)	-55	°C
T _J	Junction Temperature (Maximum)	125	°C
T _J	Junction Temperature (Minimum)	-55	°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	DC Supply Voltage (Recommended)	2.0	6.0	V
V _{OL}	DC Output Voltage (Recommended)	0	0	V
V _{OH}	DC Output Voltage (Recommended)	0	0	V
I _{OL}	DC Output Current (Recommended)	0	0	mA
I _{OH}	DC Output Current (Recommended)	0	0	mA
I _{CC}	DC Supply Current (Recommended)	0	0	mA

DC ELECTRICAL CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Test Conditions	V _{CC}	Min.	Max.	Unit
V _{OL}	Maximum Low-Level Output Voltage	V _{OH} = 1.5 V, I _{OL} = 1.0 mA	2.0	0.1	0.1	V
V _{OL}	Maximum Low-Level Output Voltage	V _{OH} = 1.5 V, I _{OL} = 1.0 mA	4.5	0.1	0.1	V
V _{OL}	Maximum Low-Level Output Voltage	V _{OH} = 1.5 V, I _{OL} = 1.0 mA	6.0	0.1	0.1	V
V _{OH}	Minimum High-Level Output Voltage	V _{OL} = 1.5 V, I _{OH} = 1.0 mA	2.0	4.5	4.5	V
V _{OH}	Minimum High-Level Output Voltage	V _{OL} = 1.5 V, I _{OH} = 1.0 mA	4.5	4.5	4.5	V
V _{OH}	Minimum High-Level Output Voltage	V _{OL} = 1.5 V, I _{OH} = 1.0 mA	6.0	4.5	4.5	V
I _{OL}	Maximum Low-Level Output Current	V _{OH} = 1.5 V, V _{OL} = 0.1 V	2.0	0.1	0.1	mA
I _{OL}	Maximum Low-Level Output Current	V _{OH} = 1.5 V, V _{OL} = 0.1 V	4.5	0.1	0.1	mA
I _{OL}	Maximum Low-Level Output Current	V _{OH} = 1.5 V, V _{OL} = 0.1 V	6.0	0.1	0.1	mA
I _{OH}	Maximum High-Level Output Current	V _{OH} = 4.5 V, V _{OL} = 1.5 V	2.0	0.1	0.1	mA
I _{OH}	Maximum High-Level Output Current	V _{OH} = 4.5 V, V _{OL} = 1.5 V	4.5	0.1	0.1	mA
I _{OH}	Maximum High-Level Output Current	V _{OH} = 4.5 V, V _{OL} = 1.5 V	6.0	0.1	0.1	mA
I _{CC}	Maximum Standby Current	V _{OH} = 1.5 V, V _{OL} = 1.5 V	2.0	0.1	0.1	mA
I _{CC}	Maximum Standby Current	V _{OH} = 4.5 V, V _{OL} = 1.5 V	2.0	0.1	0.1	mA
I _{CC}	Maximum Standby Current	V _{OH} = 4.5 V, V _{OL} = 1.5 V	2.0	0.1	0.1	mA

TEST CIRCUITS

EXPANDED LOGIC DIAGRAM

AC ELECTRICAL CHARACTERISTICS (t_{PL} at Input 1, t_{PL} at 0)

Symbol	Parameter	V _{CC}	25°C	50°C	75°C	100°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle)	2.0	6.0	4.8	4.0	3.0	MHz
t _{PLH}	Maximum Propagation Delay: Clock to Q	2.0	180	225	270	315	ns
t _{PLH}	Maximum Propagation Delay: Clock to Q	4.5	30	45	60	75	ns
t _{PLH}	Maximum Propagation Delay: Clock to Q	6.0	30	38	46	54	ns
t _{PLH}	Maximum Propagation Delay: Clock to Q	2.0	150	180	225	270	ns
t _{PLH}	Maximum Propagation Delay: Clock to Q	4.5	30	38	46	54	ns
t _{PLH}	Maximum Propagation Delay: Clock to Q	6.0	30	38	46	54	ns
t _{PLH}	Maximum Propagation Delay: Clock to Q	2.0	150	180	225	270	ns
t _{PLH}	Maximum Propagation Delay: Clock to Q	4.5	30	38	46	54	ns
t _{PLH}	Maximum Propagation Delay: Clock to Q	6.0	30	38	46	54	ns
t _{PLH}	Maximum Propagation Delay: Clock to Q	2.0	150	180	225	270	ns
t _{PLH}	Maximum Propagation Delay: Clock to Q	4.5	30	38	46	54	ns
t _{PLH}	Maximum Propagation Delay: Clock to Q	6.0	30	38	46	54	ns
t _{PLH}	Maximum Propagation Delay: Clock to Q	2.0	150	180	225	270	ns
t _{PLH}	Maximum Propagation Delay: Clock to Q	4.5	30	38	46	54	ns
t _{PLH}	Maximum Propagation Delay: Clock to Q	6.0	30	38	46	54	ns
t _{PLH}	Maximum Propagation Delay: Clock to Q	2.0	150	180	225	270	ns
t _{PLH}	Maximum Propagation Delay: Clock to Q	4.5	30	38	46	54	ns
t _{PLH}	Maximum Propagation Delay: Clock to Q	6.0	30	38	46	54	ns
t _{PLH}	Maximum Propagation Delay: Clock to Q	2.0	150	180	225	270	ns
t _{PLH}	Maximum Propagation Delay: Clock to Q	4.5	30	38	46	54	ns
t _{PLH}	Maximum Propagation Delay: Clock to Q	6.0	30	38	46	54	ns

NOTES:

- For propagation delays with loads other than 50 pF, see Chapter 4.
- Information on typical parameter values can be found in Chapter 4.

Typical Power Dissipation Capacitance (Per Flip-Flop)

Used to determine the no-load dynamic power consumption: P_{DD} = f_{CLK} V_{CC} × C_{DD} V_{CC}

For load considerations, see Chapter 4.

TYPICAL @ 25°C, V_{CC} = 6.0 V

C_{DD} = 60 pF

TIMING REQUIREMENTS (Input 1 = Input 0 = 0)

Symbol	Parameter	V _{CC}	25°C	50°C	75°C	100°C	Unit
t _{su}	Minimum Setup Time: Data to Clock	2.0	100	100	100	100	ns
t _{su}	Minimum Setup Time: Data to Clock	4.5	20	20	20	20	ns
t _{su}	Minimum Setup Time: Data to Clock	6.0	20	20	20	20	ns
t _h	Minimum Hold Time: Clock to Data	2.0	35	35	40	40	ns
t _h	Minimum Hold Time: Clock to Data	4.5	5	5	5	5	ns
t _h	Minimum Hold Time: Clock to Data	6.0	5	5	5	5	ns
t _w	Minimum Pulse Width: Clock	2.0	80	100	120	140	ns
t _w	Minimum Pulse Width: Clock	4.5	15	20	24	28	ns
t _w	Minimum Pulse Width: Clock	6.0	15	17	20	23	ns
t _{tr}	Maximum Input Rise and Fall Times	2.0	1000	1000	1000	1000	ns
t _{tr}	Maximum Input Rise and Fall Times	4.5	500	500	500	500	ns
t _{tr}	Maximum Input Rise and Fall Times	6.0	400	400	400	400	ns

NOTE: Information on typical parameter values can be found in Chapter 4.

SWITCHING WAVEFORMS

TEST CIRCUITS

EXPANDED LOGIC DIAGRAM

Comparing logic families

Table 1. Logic Family Comparisons

General Characteristics (1) (All Maximum Ratings)

Characteristic	Symbol	TTL			CMOS		Unit
		LS	ALS	MCT4000	Hi-Speed		
Operating Voltage Range	V _{CC} /E _E /DD	5 ± 5%	5 ± 5%	3.0 to 18	2.0 to 6.0	V	
Operating Temperature Range	T _A	0 to +70	0 to +70	-40 to +85	-55 to +125	°C	
Input Voltage (limits)	V _{IH} min	2.0	2.0	3.5 ^a	3.5 ^a	V	
	V _{IH} max	0.8	0.8	1.5 ^a	1.0 ^a	V	
Output Voltage (limits)	V _{OH} min	2.7	2.7	V _{DD} - 0.06	V _{CC} - 0.1	V	
	V _{OL} max	0.5	0.5	0.06	0.1	V	
Input Current	I _{INH}	20	20	± 0.3	± 1.0	µA	
	I _{INL}	-400	-200				
Output Current @ V _O (limit) unless otherwise specified	I _{OH}	-0.4	-0.4	-2.1 @ 2.5 V	-4.0 @ V _{CC} - 0.8 V	mA	
	I _{OL}	8.0	8.0	0.44 @ 0.4 V	4.0 @ 0.4 V	mA	
DC Noise Margin	Low/High	DCM	0.3/0.7	0.3/0.7	1.45 ^a	0.90/1.35 ^a	V
DC Fanout		20	20	> 50x1 ²	50/10 ²	-	

Electrical Realities

25

Electrical realities

- ♦ ICs draw lots of current when switching
 - ◊ Power supply is typically far away
 - ♦ Many nanoseconds of wire
 - ◊ The chip supply voltage will drop
 - ♦ Degrading the outputs
- ♦ Add decoupling
 - ◊ A capacitor from V_{dd} to Gnd
 - ♦ Right at the chip pins
 - ◊ Keeps voltage from dropping
 - ♦ $I = CdV/dt$
- ♦ Tie unused chip inputs to gnd
 - ◊ Prevents random switching




Figure 48. Switching Currents for C_L = 50 pF

Electrical Realities

26

Electrostatic discharge (ESD)


- ♦ Triboelectric charging: Charge transfer due to the contact and separation of materials
 - ◊ Electrons transfer from one material to the other
 - ◊ **You can acquire 5 – 15 thousands of volts** of static charge
 - ♦ By walking on carpet or moving your clothes or...
- ♦ ESD: Charge transfer between bodies at different potentials
 - ◊ You feel a shock when you touch something
 - ◊ **This shock will kill a chip**
- ♦ Most ICs have input protection
 - ◊ But only good to about 2000V

Electrical Realities

27

ESD damage

- ♦ Due to poor handling practices
 - ◊ Usually people not discharging themselves before touching chips
- ♦ Failure types
 - ◊ Catastrophic
 - ♦ Chip dies immediately
 - ◊ Latent defects
 - ♦ Chip dies early in life



SEM photo of chip failure due to electrical overstress
<http://www.sem-lab.com/>

Electrical Realities

28

Eliminating ESD

- ♦ Design for ESD
 - ◊ Use protection circuitry
 - ◊ Use proper packaging
- ♦ Reduce charge generation
 - ◊ Wear cotton clothing
 - ◊ Keep humidity up
 - ◊ Use conductive packaging
- ♦ Dissipate charge
 - ◊ Use ground straps, ground mats, etc.
 - ◊ **Ground yourself before touching an IC**

Electrical Realities

29

Oscilloscopes

- ♦ Measure voltage as a function of time
 - ◊ Vertical scale is in volts/division
 - ♦ Set using scale knob
 - ◊ Horizontal scale is time/division
 - ♦ Set using timebase
- ♦ You tell the scope **when** to acquire data
 - ◊ You trigger the scope
 - ♦ Tell it to capture a 10,000 point waveform (Normal mode)
 - ◊ The trigger can be any event
 - ♦ Another signal
 - ♦ Some feature of your signal
 - ◊ The trigger must be correlated with your waveform
 - ♦ Else successive acquisitions will look random

Electrical Realities

30

Triggering oscilloscopes (con't)

- ◆ Normal trigger mode
 - ⊗ Scope triggers continuously
- ◆ Pretriggering and delay
 - ⊗ You tell the scope when to take data relative to the trigger
- ◆ Single-shot acquisition
 - ⊗ You tell the scope to trigger once and stop
- ◆ Trigger icons help you
 - ⊗ Trigger-position icon: Shows the trigger location in the waveform
 - ⊗ Trigger-level icon: Shows the trigger voltage level on the waveform
 - ⊗ Waveform-record icon: Shows the trigger location in the record

Oscilloscope features

- ◆ Measurement
 - ⊗ Cursors measure voltage, time, frequency
 - ⊗ Autoset configures the scope for you
- ◆ Signal processing
 - ⊗ Averaging multiple waveforms reduces noise
 - ⊗ Envelope captures maximum variation of a signal
 - ⊗ Can do math on waveforms



Oscilloscope probing

- ◆ Probes have 2 terminals
 - ⊗ Center conductor: Signal
 - ⊗ Outer conductor: Ground
- ◆ You must supply a good ground
 - ⊗ Voltage reference for the scope
 - ⊗ Return path for current that goes up the probe
 - ◆ Recall Kirchoff's laws
- ◆ Our scopes have 2 or 4 channels
 - ⊗ Can probe 2 or 4 signals simultaneously
 - ⊗ They must be related in frequency