Single-always Moore Machine (Not Recommended!)
module reduce (clk, reset, in, out); input clk, reset, in; output out; reg out; reg [1:0] state; // state register parameter zero = 0, one1 = 1, two1s = 2;
Previous slide
Next slide
Back to first slide
View graphic version