Guarding against synchronization failure

D

D

Q

Q

asynchronous

input

synchronized

input

Clk

• Give the register time to decide

  • Probability of failure cannot be reduced to 0, but it can be reduced

• Slow down the system clock?

• Use very fast technology for synchronizer -> quicker decision?

• Cascade two synchronizers?

Previous slide

Next slide

Back to first slide

View graphic version