Cascaded Flip-Flops (cont’d)
Contamination delay > hold time
- next stage latches current value before it is replaced by new value
Clock period > propagation delays + setup time
- new value must arrive early enough to be seen at next clock event
Timing constraints guarantee proper operation of cascaded components
Assumes infinitely fast distribution of clock signal