Cascaded Flip-Flops

• Shift register: new value to first stage while second state obtains current value of first stage

• Outputs change only on clock tick

IN

CLK

Q0

Q1

OUT

Previous slide

Next slide

Back to first slide

View graphic version