Registers

clock

data in

may change

stable

data out (Q)

stable

stable

stable

• Sample data using clock

• Hold data between clock cycles

• Computation (and delay) occurs between registers

clock

data in

data out

Previous slide

Next slide

Back to first slide

View graphic version