## Computational hardware

- Digital logic (CSE370)
  - Gates and flip-flops: glue logic, simple FSMs, registers
  - □ Two-level PLDs: FSMs, muxes, decoders
- Programmable logic devices (CSE370, CSE467)
  - □ Field-programmable gate arrays: FSMs, basic data-paths
  - Mapping algorithms to hardware
- Microprocessors (CSE378)
  - General-purpose computer
  - Instructions can implement complex control structures
  - Supports computations/manipulations of data in memory

CSE 466 - Autumn 2004

v.c. . 11

### Microprocessors

- Arbitrary computations
  - Arbitrary control structures
  - Arbitrary data structures
  - Specify function at high-level and use compilers and debuggers
- Microprocessors can lower hardware costs
  - If function requires too much logic when implemented with gates/FFs
  - Operations are too complex, better broken down as instructions
  - Lots of data manipulation (memory)
  - If function does not require higher performance of customized logic
    - Ever-increasing performance of processors puts more and more applications in this category
    - Minimize the amount of external logic

## Microprocessor basics

- Composed of three parts
  - Data-path: data manipulation and storage
  - Control: determines sequence of actions executed in data-path and interactions to be had with environment
  - Interface: signals seen by the environment of the processor
- Instruction execution engine: fetch/execute cycle
  - Flow of control determined by modifications to program counter
  - Instruction classes:
    - Data: move, arithmetic and logical operations
    - Control: branch, loop, subroutine call
    - Interface: load, store from external memory

CSE 466 - Autumn 2004

Microcontrol

## Microprocessor basics (cont'd)

- Can implement arbitrary state machine with auxiliary data-path
  - Control instructions implement state diagram
  - Registers and ALUs act as data storage and manipulation
  - Interaction with the environment through memory interface
  - How are individual signal wires sensed and controlled?

CSE 466 - Autumn 2004 Microcontr

## Microprocessor organization

- Controlle
- Inputs: from ALU (conditions), instruction read from memory
- Outputs: select inputs for registers, ALU operations, read/write to memory
- Data-path
  - Register file to hold data
  - Arithmetic logic unit to manipulate data
- Program counter (to implement relative jumps and increments)
- Interface

CSE 466 - Autumn 2004

- Data to/from memory (address and data registers in data path)
- Read/write signals to memory (from control)



## General-purpose processor

- Programmed by user
- New applications are developed routinely
- General-purpose
  - Must handle a wide ranging variety of applications
- Interacts with environment through memory
  - All devices communicate through memory data
  - □ DMA operations between disk and I/O devices
  - □ Dual-ported memory (e.g., display screen)
  - Generally, oblivious to passage of time


CSE 466 - Autumn 2004 Microcontrollers


## Embedded processor

- Typically programmed once by manufacturer of system
  - Rarely does the user load new software
- Executes a single program (or a limited suite) with few parameters
- Task-specific
- Can be optimized for a specific application
- Interacts with environment in many ways
  - Direct sensing and control of signal wires
  - Communication protocols to environment and other devices
  - Real-time interactions and constraints
  - Power-saving modes of operation to conserve battery power

## Why embedded processors?

- High overhead in building a general-purpose system
  - Storing/loading programs
  - Operating system manages running of programs and access to data
  - Shared system resources (e.g., system bus, large memory)
  - Many parts
    - Communication through shared memory/bus
  - Each I/O device often requires its own separate hardware unit
- Optimization opportunities
  - As much hardware as necessary for application
    - Cheaper, portable, lower-power systems
  - As much software as necessary for application
  - Doesn't require a complete OS, get a lot done with a smaller processor
  - Can integrate processor, memory, and I/O devices on to a single chip





## How does this change things?

- Sense and control of environment
  - Processor must be able to "read" and "write" individual wires
  - Controls I/O interfaces directly
- - Many applications require precise spacing of events in time
- Reaction times to external stimuli may be constrained
- Communication
  - Protocols must be implemented by processor
  - Integrate I/O device or emulate in software
  - Capability of using external device when necessary


CSE 466 - Autumn 2004

## Interactions with the environment

- Basic processor only has address and data busses to memory
- Inputs are read from memory
- Outputs are written to memory
- Thus, for a processor to sense/control signal wires in the environment they must be made to appear as memory bits
  - How do we make wires look like memory?

CSE 466 - Autumn 2004


## Sensing external signals Map external wire to a bit in the address space of the processor External register or latch buffers values coming from environment Map register into address space Decoder selects register for reading Output enable (OE) to get value on to data bus Lets many registers use the same data bus OE to data bus+ OUT ADDR . , IN DATA CSE 466 - An



## Keep track of detailed timing of each instruction's execution Highly dependent on code Hard to use compilers Not enough control over code generation Interactions with caches/instruction-buffers Loops to implement delays Keep track of time in counters Keeps processor busy counting and not doing other useful things Timer Take differences between measurements at different points in code Keeps running even if processor is idle to save power An independent "co-processor" to main processor

# Time measurement via parallel timers Separate and parallel counting unit(s) Co-processor to microprocessor Does not require microprocessor intervention Alarms can be set to generate interrupts More interesting timer units Self reloading timers for regular interrupts Pre-scaling for measuring larger times Started by external events

# Input/output events Input/output events Record time when input event occured Can be used in later handling of event Output compare Set output event to happen at a point in the future Reactive outputs e.g., set output to happen a pre-defined time after some input Processor can go on to do other things in the meantime



## Support for communication protocols

- Built-in device drivers
  - For common communication protocols
  - e.g., RS232, IrDA, USB, Bluetooth, etc.
- Serial-line protocols most common as they require fewer pins
- Serial-line controller
  - Special registers in memory space for interaction
  - May use timer unit(s) to generate timing events
    - For spacing of bits on signal wire
    - For sampling rate
- Increase level of integration
  - No external devices
  - May further eliminate need for shared memory or system bus

CSE 466 - Autumn 2004

Microcontroller

### Microcontrollers

- Embedded processor with much more integrated on same chip
  - □ Processor core + co-processors + memory
  - ROM for program memory, RAM for data memory, special registers to interface to outside world
  - Parallel I/O ports to sense and control wires
  - Timer units to measure time in various ways
  - Communication subsystems to permit direct links to other devices


SE 466 - Autumn 2004 Microcontrollers 20


## Microcontrollers (cont'd)


- Other features not usually found in general-purpose CPUs
  - Expanded interrupt handling capabilities
  - Multiple interrupts with priority and selective enable/disable
  - Automatic saving of context before handling interrupt
  - Interrupt vectoring to quickly jump to handlers
  - More instructions for bit manipulations
     Support operations on bits (signal wires) rather than just words
- Integrated memory and support functions for cheaper system cost
  - Built-in EEPROM, Flash, and/or RAM
  - DRAM controller to handle refresh
  - Page-mode support for faster block transfers

CSE 466 - Autumn 2004


icrocontroll







































Data SRAM -> Register File (RF)		
"LD Rd, <ptr>"</ptr>	Load indirect	
• "LD Rd, <ptr>+"</ptr>	Load indirect with post-increment	
• "LD Rd,- <ptr>"</ptr>	Load indirect with pre-decrement	
■ "LDD Rd, <ptr>+q"</ptr>	Load indirect with displacement (0-63)*	
*PTR=X, Y or Z		
CSE 466 - Autumn 2004	Microcontrollers	35





# Data Transfer Program Memory -> RF "LDI" Load a register with an immediate value (1 Cycle) \* "LPM" Transfer a byte from program Memory@Z to R0 (3 Cycles) "LPM Rd,Z" Transfer a byte from program Memory@Z to Rd (3 Cycles) "LPM Rd,Z" As above but with post-increment of the Z pointer \*Works on R16 - R31











```
A Small C Function


/* Return the maximum value of a table of 16 integers */
int max(int *array)
{
   char a;
   int maximum=-32768;
   for (a=0;a<16;a++)
        if (array[a]>maximum)
        maximum=array[a];
   return (maximum);
}


GSE 466 - Autumn 2004


Microcontrollers


43
```


## I/O Ports General Features Push-pull drivers High current drive (sinks up to 40 mA) Pin-wise controlled pull-up resistors Pin-wise controlled data direction Fully synchronized inputs Three control/status bits per bit/pin














Sample Code from Lab 1


.include "C:\Program Files\Atmel\AVR
 Tools\AvrAssembler\Appnotes\ml6def.inc"
.cseg
ldi r16, 0xff
out DDRB, r16
ldi r16, 0x00
out PORTB, r16
loop:
jmp loop











## Instruction Classes (pg. 331) Arithmetic/Logic Instructions Data Transfer Instructions Program Control Instructions Bit Set/Test Instructions

















Data Transfer RF <-> SRAM Stack

"PUSH" PUSH a register on the stack
Decrements stack pointer by 1
Decremented by 2 when a return address is pushed on the stack
"POP" POP a register from the stack
Increments stack pointer by 1
Incremented by 2 when a return address is popped off on return

Stack grows from higher to lower memory locations

Flow Control

Unconditional Jumps
Conditional Branches
Subroutine Call and Returns

Unconditional Jump Instructions

"RJMP" Relative Jump \*
"JMP" Absolute Jump \*\*

Reaches ±2K instructions from current program location.
Reaches all locations for devices up to 8KBytes (wrapping)

\* 4-Byte Instruction

Conditional Branches (Flag Set) ■ "BREQ" Branch if Equal "BRSH" Branch if Same or Higher Branch if Greater or Equal (Signed) "BRGE" ■ "BRHS" Branch if Half Carry Set Branch if Carry Set "BRCS" "BRMI" Branch if Minus "BRVS" Branch if Overflow Flag Set ■ "BRTS" Branch if T Flag Set ■ "BRIE" Branch if Interrupt Enabled CSE 466 - Autumn 2004

# Subroutine Call and Return "RCALL" Relative Subroutine Call \* "CALL" Absolute Subroutine Call \*\* "RET" Return from Subroutine "RETI" Return from Interrupt Routine \* Reaches ±2K instructions from current program location. Reaches all locations for devices up to 8KBytes (wrapping) \* 4-Byte Instruction

