3/29/24

Mode Transfers

-> interrupts : issued by hw, high priority -> also called external interrupts / hardware interrupts [kernel/trap.c] -> seniced one at a time, kernel sends EOI when done handling -> can preempt exception & syscall handlers

-> exceptions: problem caused by current instr. -> exception behavior varies -> what if exception accurs in an interropt handler ?

-> syscalls: requested by user -> Software interrupt (= INT syscall#") switch (tf->trapno) {
case TRAP_IRQ0 + IRQ_TIMER:
if (cpunum() == 0) {
 acquire(&tickslock);
 ticks++;
 wakeup(&ticks);
 release(&tickslock);
}
lapiceoi(); -> Kennel Signaling end of intermupt
break;

Mode Transfer Mechanisms

-> upon mode suitch, hu overwites brip with kernel handler address

-> must save process's "/orip before overriting 3 process's states save to Trestore Kernel -> must save user's regs. somewhere too -> Kernel handler occurtion also needs a stall

-> can be some everything onto the user stack be use it for becution?

555 process > Who has alless to the user stack? (all threads in the -> Kernel handler may push kernel dots orto the stack, what else might be pushed? process have alless to the stack)

return adar Stack

-> separate kernel stack (allocated in kernel Memory)

Process's Stack

-> Stack switch on mode snitch

Stack Usage with Privilege-Level Change Handler's Stack Interrupted Procedure's Stack kernel / internet Stack ESP Before Transfer to Handler SS ESP pushed by hw processor state -> (OF, IF ...) EFLAGS CS EIP ESP After Error Code Transfer to Handler

How many kernel stacks one there? -> one per process

trapasm.S (447 B				
	1	.globl alltraps		
	2	alltraps:		
	3	push %r15	Vernel	
	4	push %r14	handler	
	5	push %r13	Parce the	
	6	push %r12	prisones regs.	
	7	push %r11	rest of 0	
	8	push %r10		
	9	push %r9		
	10	push %r8		
	11	push %rdi		
	12	push %rsi		
	13	push %rbp		
	14	push %rdx		
	15	push %rcx		
	16	push %rbx		
	17	push %rax		
	18			
	19	mov %rsp, %rdi		
	20	call trap		





How does he know which handler to load into 7. rip?

-> Interrupt Vector Table / Interrupt Descriptor Table (186)

Processor Register

Interrupt

Vector Table

handleTimerInterrupt() { ...

handleDivideByZero() { ... handleSystemCall() {

> ×86 Interrupt Descriptor Table [support] -> Table of 256 entries -> curray index = interrupt # array entry = handler location

initialized by OS on start up

// Interrupt descriptor table (shared by all CPUs). struct gate_desc idt[256]; albcaled as kernel static data extern void *vectors[]; // in vectors.S: array of 256 entry pointers struct spinlock tickslock: uint ticks:

int num_page_faults = 0;

void) { away entry address void tvinit(void) { int i:

kemel Nandler T

for (i = 0: i < 256: i++) set_gate_desc &idt[i], 0, SEG_KCODE << 3, vectors[i], KERNEL_PL);</pre> set_gate_desc(&idt[TRAP_SYSCALL], 1, SEG_KCODE << 3, vectors[TRAP_SYSCALL],</pre> USER_PL);

initlock(&tickslock, "time");

Helling hur where > IPT is located

void idtinit(void) { lidt((void *)idt, sizeof(idt)); }