

1112 Paging


Physical Memory Allocation

→ multiple processes need to share the physical memory

→ last class: base & bound

→ virtual memory for each process (own view, independent from where it is in physical memory)

→ address translation is simple: $\text{if}(\text{vaddr} < \text{bound}) \{ \text{vaddr} + \text{bound}; \}$



physical
memory


Limitations

→ memory fragmentation (variably sized processes)

→ inefficient use of physical memory (processes don't need all memory at once)


→ hard to implement memory sharing

★ paging: divide virtual memory into pages, physical memory as frames, and map a page to a frame




Address Translation For Paging

Virtual address (64bit)




physical address



12 bits ($2^{12} = 4096 = 4\text{KB page}$)

12 bits


Need a way
to translate
page # to frame #



offset (location) within a page
is the same within a frame,
no need to translate

What data structure can we use as the translation (look up) table?

→ simple approach: a single array with an entry for each page




page table

How many entries do we need?


2^{32} ($2^{64} / 2^{12}$) entries!

Physical Memory



A single page table is too large in size, especially since most programs don't use that much memory! To save space, we can introduce layer


Multilevel page table



allocate the page tables as we go

- if we only access 1 page, we only need 1 top level, 1 2nd level and 1 last level page table (each is much smaller than a PT w/ 2^{52} entries)


Physical Memory



Is multilevel page table always smaller than single level?

→ What if we use all of the virtual memory?


→ need to allocate the first level page table, all of 2nd level page table, and all of 3rd level page table. (last level page tables store the actual page → frame translation, a total of 2^{52} entries)




Now we mostly solved the space problem, next is the cost of page table look-up.

① Cache: Translation Lookaside Buffer (TLB)

→ caches the result of translation



⑧ Make hardware walk the page table for you
 → hw needs to understand the page table format.



vaddr

page table base register
 p4tbl

page fault

- ① missing entry
- ② mismatch permission