Memory Consistency Models

CSE 451

James Bornholt

Memory consistency models

The short version:

- Multiprocessors reorder memory operations in unintuitive, scary ways
- This behavior is necessary for performance
- Application programmers rarely see this behavior
- But kernel developers see it all the time



Multithreaded programs

Initially A = B = 0

 Thread 1
 The

 A = 1
 B

 if (B == 0)
 if

 print "Hello";

Thread 2

What can be printed?

- "Hello"?
- "World"?
- Nothing?
- "Hello World"?

Things that shouldn't happen

This program should never print "Hello World".

Thread 1 Thread 2
A = 1 B = 1
if (B == 0) if (A == 0)
print "Hello"; print "World";

Things that shouldn't happen

This program should never print "Hello World".



A "happens-before" graph shows the order in which events must execute to get a desired outcome.

 If there's a cycle in the graph, an outcome is impossible—an event must happen before itself!

- All operations executed in some sequential order
 - As if they were manipulating a single shared memory
- Each thread's operations happen in program order

Thread 1	Thread 2
A = 1 r0 = B	B = 1 r1 = A
Not allowed: r0 = 0 and	dr1 = 0

(This is the interleaving model you probably remember from 332)



















Two invariants:

- All operations executed in some sequential order
- Each thread's operations happen in program order

Says nothing about which order all operations happen in

- Any interleaving of threads is allowed
- Due to Leslie Lamport in 1979

Memory consistency models

- A memory consistency model defines the permitted reorderings of memory operations during execution
- A contract between hardware and software: the hardware will only mess with your memory operations in these ways
- Sequential consistency is the strongest memory model: allows the fewest reorderings/strange behaviors
 - (At least until you take 452!)

Pop Quiz!

Assume sequential consistency, and all variables are initially 0.

	Threa	d 1		Thread 2	2
(1)	X = 1			(3) $r0 = Y$	
(2)	Y = 1			(4) $r1 = X$	
	Can re) =	0 and r1	= 0?	
	Can re	0 =	1 and r1	= 1?	
	Can re	0 =	0 and r1	= 1?	
	Can re) =	1 and r1	= 0?	

Why sequential consistency?

• Agrees with programmer intuition!

Why <u>not</u> sequential consistency?

- *Horribly slow* to guarantee in hardware
 - The "switch" model is overly conservative

The problem with SC don't conflict—there's no

These two instructions don't conflict—there's no need to wait for the first one to finish!



Optimization: Store buffers

- Store writes in a local buffer and then proceed to next instruction immediately
- The cache will pull writes out of the store buffer when it's ready



Optimization: Store buffers

- Store writes in a local buffer and then proceed to next instruction immediately
- The cache will pull writes out of the store buffer when it's ready



Store buffers change memory behavior





Store buffers change memory behavior



Thread 1	Thread 2		
(1) $A = 1$	(3) B = 1		
(2) $r \emptyset = B$	(4) $r1 = A$		

Executed

So, who uses store buffers?

Every modern CPU!

Java: 7-81% slower without store • x86 buffers 2.0 • ARM Slowdown without store buffers • PowerPC 1.5 1.0 0.5 0.0 h2 jython luindex sunflow tomcat fop pmd xalan avrora

A Volatile-by-Default JVM for Server Applications. Liu, Millstein, Musuvathi. OOPSLA 2017.

Total Store Ordering (TSO)

- Sequential consistency plus store buffers
- Allows more behaviors than SC
 - Harder to program!
- x86 specifies TSO as its memory model

(intel)	Intel [®] 64 and IA-32 Architectures Software Developer's Manual O VOLUME 1: Basic Architecture	
(intel)	Intel® 64 and IA-32 Architectures Software Developer's Manual & S	
intel	Intel® 64 and IA-32 Architectures Software Developer's Manual (R) VOLUME 28: Instruction Set Reference, N-2	
intel	Intel [®] 64 and IA-32 Architectures Software Developer's Manual South Stranger Programming Guide, Part 1	
(intel)	Intel® 64 and IA-32 Architectures Software Developer's Manual Revolute 38: System Programming Colde, Part 2	
(intel)	Intel* 64 and IA-32 Architectures Optimization Reference Manual	

More esoteric memory models

- Partial Store Ordering (used by SPARC)
 - Write coalescing: merge writes to the same cache line inside the write buffer to save memory bandwidth
 - Allows writes to be reordered with other writes

Write buffer			

Thread 1

- X = 1 Assume X and Z
- Y = 1 are on the same
- Z = 1 cache line

Executed

X = 1	
Z = 1	
Y = 1	

More esoteric memory models

- Weak ordering (ARM, PowerPC)
 - No guarantees about operations on data!
 - Almost everything can be reordered
 - One exception: dependent operations are ordered

Even more esoteric memory models

- DEC Alpha
 - A successor to VAX...
 - Killed in 2001



- *Dependent operations* can be reordered!
- Lowest common denominator for the Linux kernel

This seems like a nightmare!

- Every architecture provides synchronization primitives to make memory ordering stricter
 - Fence instructions prevent reorderings, but are expensive
 - Other synchronization primitives: read-modify-write/ compare-and-swap/atomics, transactional memory, ...

movl \$1, %ecx
movl \$1,%[x]
mfence
movl %[y],%eax

movl \$1, %ecx
movl \$1,%[y]
mfence
movl %[x],%eax

But it's not just hardware...

Thread 1

```
X = 0
for i=0 to 100:
    X = 1
    print X
```

Thread 2

X = 0compiler

111111111111...

11111011111...

Thread 1 Thread 2

X = 1for i=0 to 100: print X

X = 0

```
111111111111...
11111000000...
```

Are computers broken?

- Every example so far has involved a data race
 - Two accesses to the same memory location
 - At least one is a write
 - Unordered by synchronization operations
- If there are no data races, reordering behavior doesn't matter
 - Accesses are ordered by synchronization, and synchronization forces sequential consistency
 - Note this is not the same as determinism

Memory models in the real world

- Modern (C11, C++11) and not-so-modern (Java 5) languages guarantee sequential consistency for data-race-free programs ("SC for DRF")
 - Compilers will insert the necessary synchronization to cope with the hardware memory model
- No guarantees if your program contains data races!
 - The intuition is that most programmers would consider a racy program to be buggy
 - Use a synchronization library!
- Incredibly difficult to get right in the compiler and kernel
 - Countless bugs and mailing list arguments

Memory models in the Linux kernel

- New in 2018: a formal Linux kernel memory model
 - tools/memory-model/Documentation/explanation.txt
 - Only 12,000 words!

"Reordering" in computer architecture

- Today: memory consistency models
 - Ordering of memory accesses to different locations
 - Visible to programmers!

Cache coherence protocols

- Ordering of memory accesses to the same location
- Not visible to programmers

Out-of-order execution

- Ordering of execution of a single thread's instructions
- Significant performance gains from dynamically scheduling
- Not visible to programmers
 - Except through bugs Spectre/Meltdown

Memory consistency models

- Define the allowed reorderings of memory operations by hardware and compilers
- A contract between hardware/compiler and software
- Necessary for good performance?
 - Is 7—81% worth all this trouble?

