Demand-Paged Virtual Memory

Main Points

- Can we provide the illusion of near infinite memory in limited physical memory?
 - Demand-paged virtual memory
 - Memory-mapped files
- How do we choose which page to replace?
 - FIFO, MIN, LRU, LFU, Clock
- What types of workloads does caching work for, and how well?
 - Spatial/temporal locality vs. Zipf workloads


Hardware address translation is a power tool

- Kernel trap on read/write to selected addresses
 - Copy on write
 - Fill on reference
 - Zero on use
 - Demand paged virtual memory
 - Memory mapped files
 - Modified bit emulation
 - Use bit emulation


Demand Paging

- Illusion of (nearly) infinite memory, available to every process
- Multiplex virtual pages onto a limited amount of physical page frames
- Pages can be either
 - resident (in physical memory, valid page table entry)
 - non-resident (on disk, invalid page table entry)
- On reference to non-resident page, copy into memory, replacing some resident page
 - From the same process, or a different process

Demand Paging (Before)



Demand Paging (After)



Demand Paging Questions

- How does the kernel provide the illusion that all pages are resident?
- Where are non-resident pages stored on disk?
- How do we find a free page frame?
- Which pages have been modified (must be written back to disk) or actively used (shouldn't be evicted)?
- Are modified/use bits virtual or physical?
- What policy should we use for choosing which page to evict?

Demand Paging

- 1. TLB miss
- 2. Page table walk
- Page fault (page invalid in page table)
- 4. Trap to kernel
- 5. Locate page on disk
- 6. Allocate page frame
 - Evict page if needed
- 7. Initiate disk block read into page frame

- 8. Disk interrupt when DMA complete
- 9. Mark page as valid
- 10. Resume process at faulting instruction
- 11. TLB miss
- 12. Page table walk to fetch translation
- 13. Execute instruction

Locating a Page on Disk

- When a page is non-resident, how do we know where to find it on disk?
- Option: Reuse page table entry
 - If resident, page frame
 - If non-resident, disk sector
- Option: Use file system
 - Code pages: executable image (read-only)
 - Data/Heap/Stack: per-segment file in file system,offset in file = offset within segment


Allocating a Page Frame

- Select old page to evict
- Find all page table entries that refer to old page
 - If page frame is shared (hint: use a coremap)
- Set each page table entry to invalid
- Remove any TLB entries (on any core)
 - Why not: remove TLB entries then set to invalid?
- Write changes on page back to disk, if necessary
 - Why not: write changes to disk then set to invalid?


Has page been modified/recently used?

- Every page table entry has some bookkeeping
 - Has page been modified?
 - Set by hardware on store instruction
 - In both TLB and page table entry
 - Has page been recently used?
 - Set by hardware on in page table entry on every TLB miss
- Bookkeeping bits can be reset by the OS kernel
 - When changes to page are flushed to disk
 - To track whether page is recently used

Tracking Page Modifications (Before)



Tracking Page Modifications (After)



Modified/Use Bits are (often) Virtual

- Most machines keep modified/use bits in the page table entry (not the core map) – why?
- Physical page is
 - Modified if any page table entry that points to it is modified
 - Recently used if any page table entry that points to it is recently used
- Superpages
 - One page table entry per superpage
 - Use/modified bit applies to entire superpage

Use Bits are Fuzzy

- Page-modified bit must be ground truth
 - What happens if we evict a modified page without writing the changes back to disk?
- Page-use bit can be approximate
 - What happens if we evict a page that is currently being used?
 - "Evict any page not used for a while" is nearly as good as "evict the single page not used for the longest"

Emulating a Modified Bit (Hardware Loaded TLB)

- Some processor architectures do not keep a modified bit per page
 - Extra bookkeeping and complexity
- Kernel can emulate a modified bit:
 - Set all clean pages as read-only
 - On first write to page, trap into kernel
 - Kernel set modified bit in core map
 - Kernel set page table entry as read-write
 - Resume execution
- Kernel needs to keep track
 - Current page table permission (e.g., read-only)
 - True page table permission (e.g., writeable, clean)

Emulating a Recently Used Bit (Hardware Loaded TLB)

- Some processor architectures do not keep a recently used bit per page
 - Extra bookkeeping and complexity
- Kernel can emulate a recently used bit:
 - Set all pages as invalid
 - On first read or write, trap into kernel
 - Kernel set recently used bit in core map
 - Kernel mark page table entry as read or read/write
 - Resume execution
- Kernel needs to keep track
 - Current page table permission (e.g., invalid)
 - True page table permission (e.g., read-only, writeable)

Models for Application File I/O

- Explicit read/write system calls
 - Data copied to user process using system call
 - Application operates on data
 - Data copied back to kernel using system call
- Memory-mapped files
 - Open file as a memory segment
 - Program uses load/store instructions on segment memory, implicitly operating on the file
 - Page fault if portion of file is not yet in memory
 - Kernel brings missing blocks into memory, restarts process

Advantages to Memory-mapped Files

- Programming simplicity, esp for large files
 - Operate directly on file, instead of copy in/copy out
- Zero-copy I/O
 - Data brought from disk directly into page frame
- Pipelining
 - Process can start working before all the pages are populated
- Interprocess communication
 - Shared memory segment vs. temporary file

Implementing Memory-Mapped Files

- Memory mapped file is a (logical) segment
 - Per segment access control (read-only, read-write)
- File pages brought in on demand
 - Using page fault handler
- Modifications written back to disk on eviction, file close
 - Using per-page modified bit
- Transactional (atomic, durable) updates to memory mapped file requires more mechanism

From Memory-Mapped Files to Demand-Paged Virtual Memory

- Every process segment backed by a file on disk
 - Code segment -> code portion of executable
 - Data, heap, stack segments -> temp files
 - Shared libraries -> code file and temp data file
 - Memory-mapped files -> memory-mapped files
 - When process ends, delete temp files
- Unified memory management across file buffer and process memory

Cache Replacement Policy

- On a cache miss, how do we choose which entry to replace?
 - Assuming the new entry is more likely to be used in the near future
 - In direct mapped caches, not an issue!

- Policy goal: reduce cache misses
 - Improve expected case performance
 - Also: reduce likelihood of very poor performance

A Simple Policy

- Random?
 - Replace a random entry

- FIFO?
 - Replace the entry that has been in the cache the longest time
 - What could go wrong?

FIFO in Action

							•								
Reference	Α	В	С	D	Е	Α	В	С	D	Е	Α	В	С	D	Е
1	Α				Е				D				С		
2		В				Α				Е				D	
3			С				В				Α				Е
4				D				С				В			

Worst case for FIFO is if program strides through memory that is larger than the cache

MIN, LRU, LFU

MIN

- Replace the cache entry that will not be used for the longest time into the future
- Optimality proof based on exchange: if evict an entry used sooner, that will trigger an earlier cache miss
- Least Recently Used (LRU)
 - Replace the cache entry that has not been used for the longest time in the past
 - Approximation of MIN
- Least Frequently Used (LFU)
 - Replace the cache entry used the least often (in the recent past)

LRU/MIN for Sequential Scan

LRU															
Reference	Α	В	С	D	Е	Α	В	С	D	Е	Α	В	С	D	Е
1	Α				Е				D				С		
2		В				Α				Е				D	
3			С				В				Α				Е
4				D				С				В			
MIN															
1	Α					+					+			+	
2		В					+					+	С		
3			С					+	D					+	
4				D	Е					+					+

LRU															
Reference	Α	В	Α	С	В	D	Α	D	Е	D	Α	Е	В	Α	С
1	Α		+				+				+			+	
2		В			+								+		
3				С					Е			+			
4						D		+		+					С
FIFO															
1	Α		+				+		Е						
2		В			+						Α			+	
3				С								+	В		
4						D		+		+					С
							MIN								
1	Α		+				+				+			+	
2		В			+								+		С
3				С					Ε			+			
4						D		+		+					

Belady's Anomaly


FIFO (3 slots)													
Reference	Α	В	С	D	Α	В	Е	Α	В	С	D	Е	
1	Α			D			Е					+	
2		В			Α			+		С			
3			С			В			+		D		
FIFO (4 slots)													
1	Α				+		Е				D		
2		В				+		Α				Е	
3			С						В				
4				D						С			

Question

- How accurately do we need to track the least recently/least frequently used page?
 - If miss cost is low, any approximation will do
 - Hardware caches
 - If miss cost is high but number of pages is large, any not recently used page will do
 - Main memory paging with small pages
 - If miss cost is high and number of pages is small, need to be precise
 - Main memory paging with superpages

Clock Algorithm: Estimating LRU

- Hardware sets use bit
- Periodically, OS sweeps through all pages
- If page is unused, reclaim
- If page is used, mark as unused



Nth Chance: Not Recently Used

- Instead of one bit per page, keep an integer
 - notInUseSince: number of sweeps since last use

```
 Periodically sweep through all page frames

if (page is used) {
  notInUseForXSweeps = 0;
} else if (notInUseForXSweeps < N) {</pre>
  notInUseForXSweeps++;
} else {
   reclaim page; write modifications if needed
```

Implementation Note

- Clock and Nth Chance can run synchronously
 - In page fault handler, run algorithm to find next page to evict
 - Might require writing changes back to disk first
- Or asynchronously
 - Create a thread to maintain a pool of recently unused, clean pages
 - Find recently unused dirty pages, write mods back to disk
 - Find recently unused clean pages, mark as invalid and move to pool
 - On page fault, check if requested page is in pool!
 - If not, evict page from the pool


Recap

- MIN is optimal
 - replace the page or cache entry that will be used farthest into the future
- LRU is an approximation of MIN
 - For programs that exhibit spatial and temporal locality
- Clock/Nth Chance is an approximation of LRU
 - Bin pages into sets of "not recently used"


Working Set Model

- Working Set: set of memory locations that need to be cached for reasonable cache hit rate
- Thrashing: when system has too small a cache

Cache Working Set



Phase Change Behavior




Question

- What happens to system performance as we increase the number of processes?
 - If the sum of the working sets > physical memory?

Zipf Distribution

- Caching behavior of many systems are not well characterized by the working set model
- An alternative is the Zipf distribution
 - Popularity ~ 1/k^c, for kth most popular item,1 < c < 2

Zipf Distribution




Zipf Examples

- Web pages
- Movies
- Library books
- Words in text
- Salaries
- City population
- •

Common thread: popularity is self-reinforcing

Zipf and Caching



Implementing LFU

- First time an object is referenced, is it:
 - Unpopular, so evict quickly?
 - New and possibly popular, so avoid evicting?
- Compute frequency from first observation
 - # of references/time since first loaded into cache
- Implication: which page to evict changes dynamically over time
 - Sort list each time we need to evict a page?

Software Cache Replacement

- Object size can vary
 - Evict large objects to make room for smaller ones?
- Cost of cache miss can vary
 - Local flash vs. disk vs. remote data center
 - Cache computation: miss cost can be arbitrary
- Replacement algorithm can be very complex

Power of Choices

- Pick k objects at random
- Eval each object: how good a candidate is this?
 - Function can consider LRU, LFU, time in cache,
 object size, cost of replacement, ...
- Evict best choice
 - Keep next best 2-3 objects for next iteration
- If k ~ 10, very close approx of perfect sort
 - On an arbitrary function!


Cache Lookup: Fully Associative




match at any address?



Cache Lookup: Direct Mapped




Cache Lookup: Set Associative



Page Coloring

- What happens when cache size >> page size?
 - Direct mapped or set associative
 - Multiple pages map to the same cache line
- OS page assignment matters!
 - Example: 8MB cache, 4KB pages
 - 1 of every 2K pages lands in same place in cache
- What should the OS do?


Page Coloring



Definitions

- Cache
 - Copy of data that is faster to access than the original
 - Hit: if cache has copy
 - Miss: if cache does not have copy
- Cache block
 - Unit of cache storage (multiple memory locations)
- Temporal locality
 - Programs tend to repeatedly reference the same memory locations
 - Example: instructions in a loop
- Spatial locality
 - Programs tend to reference nearby locations
 - Example: data in a loop

Cache Concept (Read)



Cache Concept (Write)

Cache Store Value Store Value Fetch at Address at Address Address Address In Cache? WriteBuffer Yes Write through: changes sent immediately to next level of Store Value in Cache storage Store Value at Address If Write Through

Write back: changes stored in cache until cache block is replaced

Memory Hierarchy

Cache	Hit Cost	Size
1st level cache/first level TLB	1 ns	64 KB
2nd level cache/second level TLB	4 ns	256 KB
3rd level cache	12 ns	2MB
Memory (DRAM)	100 ns	10 GB
Data center memory (DRAM)	100 μ s	100 TB
Local non-volatile memory	100 μ s	100 GB
Local disk	10 ms	1 TB
Data center disk	10 ms	100 PB
Remote data center disk	200 ms	1 XB

i7 has 8MB as shared 3rd level cache; 2nd level cache is per-core

Demand Paging on MIPS

- 1. TLB miss
- 2. Trap to kernel
- 3. Page table walk
- 4. Find page is invalid
- 5. Locate page on disk
- 6. Allocate page frame
 - Evict page if needed
- 7. Initiate disk block read into page frame

- 8. Disk interrupt when DMA complete
- 9. Mark page as valid
- 10. Load TLB entry
- 11. Resume process at faulting instruction
- 12. Execute instruction

Emulating Modified/Use Bits w/ MIPS Software Loaded TLB

- MIPS TLB entries can be read-only or read-write
- On a TLB read miss:
 - If page is clean (in core map), load TLB entry as read-only
 - if page is dirty, load as read-write
 - Mark page as recently used in core map
- On TLB write miss:
 - Mark page as modified/recently used in core map
 - Load TLB entry as read-write
- On a TLB write to an unmodified page:
 - Mark page as modified/recently used in core map
 - Reset TLB entry to be read-write

Tracking Recently Used Pages (MIPS)

- MIPS takes a trap on every TLB miss
 - No trap when TLB entry is evicted (!)
- Keep pages sorted by how recently used?
 - Every TLB miss, move to front of list
 - Evict off the tail of the list
 - Still an approximation! Why?
- Can we get by with less state per page?

Tracking Recently Used Pages (MIPS)

- Keep pages approximately sorted? (bit per page)
 - Active pages, recently loaded into the TLB
 - Inactive pages, not recently loaded
 - Background thread to flush inactive pages back to disk
 - Evict any clean inactive page
- Multiple pools
 - active, not as active, even less active, ..., inactive
 - Flush dirty inactive pages
 - Evict any clean inactive page