CSE 444: Database Internals

Section 6: Optimistic Concurrency Control

Today

- Timestamp-based Concurrency Control
- Multiversion Concurrency Control
- Extra help on lab 3

Problem 1: Timestamp-based Concurrency Control

- Some transaction, T.
- Some element (tuple/page), X.
- TS(T) timestamp for transaction T
 - Stays constant for all of T's operations
- WT(X) latest write timestamp for X
 - Set WT(X) = TS(T)
- RT(X) latest read timestamp for X
 - Set RT(X) = TS(T)
- C(X) X's value has been committed
 - 1 if true, 0 if not

Actions for transaction T

- **Grant** a read/write request for a transaction
- Abort (in case T violates physical reality late actions)
- **Delay** (make the Grant or Abort decision later)
 - When writing, the change is always tentative until we decide to commit. For this, we use a commit bit C to keep track if the transaction that last wrote X has committed
- Ignore *Thomas Write Rule* ignore outdated writes

Timestamp-based Concurrency Control - Four Rules

Rule 1: Read request on X by T

- TS(T) < WT(X), abort, (read too late)</p>

- TS(T) >= WT(X), physically realizable
 - If C = 1, grant, update RT(X)
 - If C = 0, **delay** T

Timestamp-based Concurrency Control - Four Rules

- Rule 2: Write request on X by T
 - TS(T) < RT(X) (write too late)</p>

Abort

- $-TS(T) \ge RT(X)$, physically realizable
 - TS(T) >= WT(X)

– then grant, update WT(X), set C = 0 (as it's not committed yet)

• TS(T) < WT(X)

— If C = 1, ignore (Thomas Write Rule – ignore outdated writes)

– If C = 0, delay

Timestamp-based Concurrency Control - Four Rules

- Rule 3: Commit request by T
 - Set C = 1 for all X written by T
 - Allow waiting transactions to proceed
- Rule 4: Abort transaction T
 - Check if the waiting transactions can proceed now.

Two transactions get started.

• $S_{tart}(T_1) \rightarrow S_{tart}(T_2)$

What will happen at the last request?

• $S_{tart}(T_1) \rightarrow S_{tart}(T_2) \rightarrow R_{T_1}(A) \rightarrow R_{T_2}(A) \rightarrow W_{T_1}(B) \rightarrow W_{T_2}(B)$

What will happen at the last request?

• $S_{tart}(T_1) \rightarrow S_{tart}(T_2) \rightarrow R_{T_1}(A) \rightarrow R_{T_2}(A) \rightarrow W_{T_1}(B) \rightarrow W_{T_2}(B) - ACCEPTED$ [no need to check C(B)]

What will happen at the last request?

• $S_{tart}(T_1) \rightarrow S_{tart}(T_2) \rightarrow R_{T_1}(A) \rightarrow R_{T_2}(A) \rightarrow W_{T_1}(B) \rightarrow W_{T_2}(B) - ACCEPTED$ [no need to check C(B)]

• $S_{tart}(T_1) \rightarrow S_{tart}(T_2) \rightarrow R_{T_2}(A) \rightarrow C_{ommit_{T_2}} \rightarrow R_{T_1}(A) \rightarrow W_{T_1}(A)$

What will happen at the last request?

• $S_{tart}(T_1) \rightarrow S_{tart}(T_2) \rightarrow R_{T_1}(A) \rightarrow R_{T_2}(A) \rightarrow W_{T_1}(B) \rightarrow W_{T_2}(B) - ACCEPTED$ [no need to check C(B)]

• $S_{tart}(T_1) \rightarrow S_{tart}(T_2) \rightarrow R_{T_2}(A) \rightarrow C_{ommit_{T_2}} \rightarrow R_{T_1}(A) \rightarrow W_{T_1}(A)$ - ABORT T_1 because $R_{T_2}(A)$ precedes Problem 2: Timestamp-based Concurrency Control

- $TS_1 \rightarrow TS_2 \rightarrow TS_3 \rightarrow TS_4 \rightarrow R_1(X) \rightarrow R_2(X) \rightarrow W_2(X) \rightarrow W_1(X) \rightarrow W_3(Y) \rightarrow W_2(Y) \rightarrow C_3 \rightarrow W_4(Z) \rightarrow C_4 \rightarrow R_2(Z)$
- Remember!
 - Note changes to RT, WT, A and C bit for each element
 - Apply four rules

 $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow ST_4 \rightarrow R_1(X) \rightarrow R_2(X) \rightarrow W_2(X) \rightarrow W_1(X) \rightarrow W_3(Y) \rightarrow W_2(Y) \rightarrow C_3 \rightarrow W_4(Z) \rightarrow C_4 \rightarrow R_2(Z)$

T1	T2	Т3	T4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	
R ₁ (X)						

 $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow ST_4 \rightarrow R_1(X) \rightarrow R_2(X) \rightarrow W_2(X) \rightarrow W_1(X) \rightarrow W_3(Y) \rightarrow W_2(Y) \rightarrow C_3 \rightarrow W_4(Z) \rightarrow C_4 \rightarrow R_2(Z)$

T1	T2	Т3	T4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)				RT=1		
	R ₂ (X)					

 $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow ST_4 \rightarrow R_1(X) \rightarrow R_2(X) \rightarrow W_2(X) \rightarrow W_1(X) \rightarrow W_3(Y) \rightarrow W_2(Y) \rightarrow C_3 \rightarrow W_4(Z) \rightarrow C_4 \rightarrow R_2(Z)$

T1	T2	Т3	T4	X	Y	Z			
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1			
R ₁ (X)				RT=1					
	R ₂ (X)								
			sically realiz >= WT(X)	zable:					
		2. C = 2	1: grant rec	luest					
		3. Upd	3. Update RT : TS(T ₁) > RT(X)						

 $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow ST_4 \rightarrow R_1(X) \rightarrow R_2(X) \rightarrow W_2(X) \rightarrow W_1(X) \rightarrow W_3(Y) \rightarrow W_2(Y) \rightarrow C_3 \rightarrow W_4(Z) \rightarrow C_4 \rightarrow R_2(Z)$

T1	T2	Т3	T4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)				RT=1		
	R ₂ (X)			RT=2		
	W ₂ (X)					

 $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow ST_4 \rightarrow R_1(X) \rightarrow R_2(X) \rightarrow W_2(X) \rightarrow W_1(X) \rightarrow W_3(Y) \rightarrow W_2(Y) \rightarrow C_3 \rightarrow W_4(Z) \rightarrow C_4 \rightarrow R_2(Z)$

T1	T2	Т3	T4	X	Y	Z		
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1		
R ₁ (X)				RT=1				
	R ₂ (X)			RT=2				
	W ₂ (X)							
			ysically rea					
		TS(T ₂	$_{2}) >= WT(X)$					
		2.C=	= 1: grant re	equest				
			11 81 and 1	94656				
		3. Up	3. Update WT					

 $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow ST_4 \rightarrow R_1(X) \rightarrow R_2(X) \rightarrow W_2(X) \rightarrow W_1(X) \rightarrow W_3(Y) \rightarrow W_2(Y) \rightarrow C_3 \rightarrow W_4(Z) \rightarrow C_4 \rightarrow R_2(Z)$

T1	T2	Т3	T4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
$R_1(X)$				RT=1		
	R ₂ (X)			RT=2		
	W ₂ (X)			WT=2, C=0		
W ₁ (X)						

 $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow ST_4 \rightarrow R_1(X) \rightarrow R_2(X) \rightarrow W_2(X) \rightarrow W_1(X) \rightarrow W_3(Y) \rightarrow W_2(Y) \rightarrow C_3 \rightarrow W_4(Z) \rightarrow C_4 \rightarrow R_2(Z)$

T1	T2	Т3	T4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
$R_1(X)$				RT=1		
	R ₂ (X)			RT=2		
	W ₂ (X)			WT=2, C=0		
W ₁ (X): abort						

 $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow ST_4 \rightarrow R_1(X) \rightarrow R_2(X) \rightarrow W_2(X) \rightarrow W_1(X) \rightarrow W_3(Y) \rightarrow W_2(Y) \rightarrow C_3 \rightarrow W_4(Z) \rightarrow C_4 \rightarrow R_2(Z)$

T1	T2	Т3	T4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
$R_1(X)$				RT=1		
	R ₂ (X)			RT=2		
	W ₂ (X)			WT=2, C=0		
W ₁ (X): abort						
	\backslash					
1. M	NOT Physi	cally realiza	able:			
	$TS(T_1) < RT(X)$					
Abo	ort/rollba	ick				

 $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow ST_4 \rightarrow R_1(X) \rightarrow R_2(X) \rightarrow W_2(X) \rightarrow W_1(X) \rightarrow W_3(Y) \rightarrow W_2(Y) \rightarrow C_3 \rightarrow W_4(Z) \rightarrow C_4 \rightarrow R_2(Z)$

T1	T2	Т3	T4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)				RT=1		
	R ₂ (X)			RT=2		
	W ₂ (X)			WT=2, C=0		
W ₁ (X): abort						
		W ₃ (Y)				

 $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow ST_4 \rightarrow R_1(X) \rightarrow R_2(X) \rightarrow W_2(X) \rightarrow W_1(X) \rightarrow W_3(Y) \rightarrow W_2(Y) \rightarrow C_3 \rightarrow W_4(Z) \rightarrow C_4 \rightarrow R_2(Z)$

T1	T2	Т3	T4	X	Y	Z			
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1			
R ₁ (X)				RT=1					
	R ₂ (X)			RT=2					
	W ₂ (X)			WT=2, C=0					
W ₁ (X): abort									
		W ₃ (Y)			WT=3, C=0				
		-	1. Physically realizable: $TS(T_3) >= RT(X)$ and $TS(T_3) >= WT(X)$						
		2. Updat	te WT and	l C (not com	mitted yet)				

 $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow ST_4 \rightarrow R_1(X) \rightarrow R_2(X) \rightarrow W_2(X) \rightarrow W_1(X) \rightarrow W_3(Y) \rightarrow W_2(Y) \rightarrow C_3 \rightarrow W_4(Z) \rightarrow C_4 \rightarrow R_2(Z)$

T1	T2	Т3	T4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)				RT=1		
	R ₂ (X)			RT=2		
	W ₂ (X)			WT=2, C=0		
W ₁ (X): abort						
		W ₃ (Y)			WT=3, C=0	
	W ₂ (Y)					

 $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow ST_4 \rightarrow R_1(X) \rightarrow R_2(X) \rightarrow W_2(X) \rightarrow W_1(X) \rightarrow W_3(Y) \rightarrow W_2(Y) \rightarrow C_3 \rightarrow W_4(Z) \rightarrow C_4 \rightarrow R_2(Z)$

T1	T2	Т3	T4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)				RT=1		
	R ₂ (X)			RT=2		
	W ₂ (X)			WT=2, C=0		
W ₁ (X): abort						
		W ₃ (Y)			WT=3, C=0	
	$W_2(Y)$: delay					

 $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow ST_4 \rightarrow R_1(X) \rightarrow R_2(X) \rightarrow W_2(X) \rightarrow W_1(X) \rightarrow W_3(Y) \rightarrow W_2(Y) \rightarrow C_3 \rightarrow W_4(Z) \rightarrow C_4 \rightarrow R_2(Z)$

T1	T2	Т3	T4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
$R_1(X)$				RT=1		
	R ₂ (X)			RT=2		
	W ₂ (X)			WT=2, C=0		
W ₁ (X): abort						
		W ₃ (Y)			WT=3, C=0	
	W ₂ (Y): delay					

Physically realizable:
TS(T₃) >= RT(X) although TS(T₂) < WT(X)
We could not apply Thomas' write rule (ignore W₂(Y)) since C=0

 $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow ST_4 \rightarrow R_1(X) \rightarrow R_2(X) \rightarrow W_2(X) \rightarrow W_1(X) \rightarrow W_3(Y) \rightarrow W_2(Y) \rightarrow C_3 \rightarrow W_4(Z) \rightarrow C_4 \rightarrow R_2(Z)$

T1	T2	Т3	T4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
$R_1(X)$				RT=1		
	R ₂ (X)			RT=2		
	W ₂ (X)			WT=2, C=0		
W ₁ (X): abort						
		W ₃ (Y)			WT=3, C=0	
	$W_2(Y)$: delay					
		C ₃				

 $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow ST_4 \rightarrow R_1(X) \rightarrow R_2(X) \rightarrow W_2(X) \rightarrow W_1(X) \rightarrow W_3(Y) \rightarrow W_2(Y) \rightarrow C_3 \rightarrow W_4(Z) \rightarrow C_4 \rightarrow R_2(Z)$

T1	T2	Т3	T4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)				RT=1		
	R ₂ (X)			RT=2		
	W ₂ (X)			WT=2, C=0		
W ₁ (X): abort						
		W ₃ (Y)			WT=3, C=0	
	W ₂ (Y): delay					
		C ₃			C=1	

 $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow ST_4 \rightarrow R_1(X) \rightarrow R_2(X) \rightarrow W_2(X) \rightarrow W_1(X) \rightarrow W_3(Y) \rightarrow W_2(Y) \rightarrow C_3 \rightarrow W_4(Z) \rightarrow C_4 \rightarrow R_2(Z)$


T1	Т2	Т3	T4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)				RT=1		
	R ₂ (X)			RT=2		
	W ₂ (X)			WT=2, C=0		
W ₁ (X): abort						
		W ₃ (Y)			WT=3, C=0	
	W ₂ (Y): delay					
		C ₃			C=1	
A later write by T ₃ has been committed!						

 $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow ST_4 \rightarrow R_1(X) \rightarrow R_2(X) \rightarrow W_2(X) \rightarrow W_1(X) \rightarrow W_3(Y) \rightarrow W_2(Y) \rightarrow C_3 \rightarrow W_4(Z) \rightarrow C_4 \rightarrow R_2(Z)$

T1	Т2	Т3	Т4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)				RT=1		
	R ₂ (X)			RT=2		
	W ₂ (X)			WT=2, C=0		
W ₁ (X): abort						
		W ₃ (Y)			WT=3, C=0	
	W ₂ (Y): delay					
		C ₃			C=1	
	Ignore W ₂ (Y) and proceed					

 $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow ST_4 \rightarrow R_1(X) \rightarrow R_2(X) \rightarrow W_2(X) \rightarrow W_1(X) \rightarrow W_3(Y) \rightarrow W_2(Y) \rightarrow C_3 \rightarrow W_4(Z) \rightarrow C_4 \rightarrow R_2(Z)$

T1	Т2	Т3	T4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
	lgnore W ₂ (Y) and proceed					
			W ₄ (Z)			




 $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow ST_4 \rightarrow R_1(X) \rightarrow R_2(X) \rightarrow W_2(X) \rightarrow W_1(X) \rightarrow W_3(Y) \rightarrow W_2(Y) \rightarrow C_3 \rightarrow W_4(Z) \rightarrow C_4 \rightarrow R_2(Z)$

T1	T2	Т3	T4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
	lgnore W ₂ (Y) and proceed					
			W ₄ (Z)			WT=4, C = 0
			C ₄			C=1

 $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow ST_4 \rightarrow R_1(X) \rightarrow R_2(X) \rightarrow W_2(X) \rightarrow W_1(X) \rightarrow W_3(Y) \rightarrow W_2(Y) \rightarrow C_3 \rightarrow W_4(Z) \rightarrow C_4 \rightarrow R_2(Z)$

T1	Т2	Т3	T4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
	lgnore W ₂ (Y) and proceed					
			W ₄ (Z)			WT=4, C = 0
			C ₄			C=1
	R ₂ (Z)					

 $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow ST_4 \rightarrow R_1(X) \rightarrow R_2(X) \rightarrow W_2(X) \rightarrow W_1(X) \rightarrow W_3(Y) \rightarrow W_2(Y) \rightarrow C_3 \rightarrow W_4(Z) \rightarrow C_4 \rightarrow C_4$



Timestamp-based Concurrency Control

Questions?

Multiversion Concurrency Control

- Maintains old versions of database elements in addition the current version in the database itself.
- The idea is to allow reads that would otherwise result in an abort (as the current version was written by future transaction)

Problem with Timestamp-Based Scheduling

	T1	T2	Т3	T4	Α
	150	200	175	225	RT = 0 WT = 0
	R ₁ (A)				RT = 150
	W ₁ (A)				WT = 150
		$R_2(A)$			RT = 200
		W ₂ (A)			WT = 200
			R ₃ (A)		
			Abort		
Had to al	oort because			R ₄ (A)	RT = 225
WT(A) is	greater than timestamp		ad acces	ve been us s to an old (from 150).	version

Multiversion Timestamps

	T1	T2	Т3	T4	A ₀	A ₁₅₀	A ₂₀₀
	150	200	175	225	RT = 0 WT = 0		
	R ₁ (A)				Read		
	W ₁ (A)					Create	
		R ₂ (A)				Read	
		W ₂ (A)					Create
			$R_3(A)$			Read	
				$R_4(A)$			Read
Don	't have to a	lbort	J	ust read a	a previous A	value of	

T ₁	T_2	T_3	T 4	T_5	A ₀	A ₁	A ₂	A_3	A_4	A_5
1	2	3	4	5						
			$W_4(A)$							

T ₁	T_2	$ T_3 $	T_4	T ₅	A ₀ A ₁	A_2	A_3	A_4	A_5
1	2	3	4	5					
			$W_4(A)$					Crea	te

T ₁	T ₂	T_3	T_4	T_5	A ₁	A ₂	A_3	A_4	A_5
1	2	3	4	5					
			$W_4(A)$					Create	Э
W1(A)									

T ₁	T_2	T ₃	T ₄	T_5	A ₀	A ₁	A_2	A_3	A ₄	A_5
1	2	3	4	5						
			$W_4(A)$						Create	9
W1(A)						Create	Э			

T ₁	T_2	T ₃	T ₄	T_5	A ₀	A ₁	A_2	A_3	A ₄	A_5
 1	2	3	4	5						
			$W_4(A)$						Create	9
W1(A)						Create	e			
	$R_2(A)$									

T ₁	T ₂	$ T_3 $	T ₄	T ₅	A ₀	A ₁	A_2	A_3	A_4	A_5
1	2	3	4	5						
			$W_4(A)$						Creat	9
W1(A)						Create	е			
	R ₂ (A)					RT=2				

T ₁	T ₂	$ T_3 $	T ₄	T_5	A ₀	A ₁	A_2	A_3	A_4	A_5
1	2	3	4	5						
			$W_4(A)$						Creat	е
W1(A)						Create	e			
	$R_2(A)$					RT=2				
		R ₃ (A)								

T ₂	T ₃	T_4	T_5	A_0	A ₁	A_2	A_3	A_4	A_5
2	3	4	5						
		$W_4(A)$						Creat	e
					Create	Э			
$R_2(A)$					RT=2				
	$R_3(A)$				RT=3				
	2	2 3 R ₂ (A)	$\begin{array}{c cccc} 2 & 3 & 4 \\ \hline \\ R_2(A) & & \\ \end{array} \end{array} \qquad \begin{array}{c} W_4(A) \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $	2 3 4 5 $W_4(A)$ $R_2(A)$	2 3 4 5 $W_4(A)$ $R_2(A)$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

T ₁	T ₂	T ₃	T ₄	T ₅	A ₀	A ₁	A_2	A_3	A_4	A_5
1	2	3	4	5						
			$W_4(A)$						Creat	е
W1(A)						Creat	е			
	$R_2(A)$					RT=2				
		$R_3(A)$				RT=3				
	$W_2(A)$									

T ₁	T ₂	$ T_3 $	T ₄	T ₅	A ₀	A ₁	A_2	A_3	A_4	A_5
1	2	3	4	5						
			$W_4(A)$						Creat	е
W1(A)						Create	е			
	$R_2(A)$					RT=2				
		R ₃ (A)				RT=3				
	$W_2(A)$									
	abort									

T ₁	T_2	$ T_3 $	T ₄	T_5	A_0	A ₁	A ₂	A_3	A_4	A_5
1	2	3	4	5						
			$W_4(A)$						Creat	е
W1(A)						Create	е			
	$R_2(A)$					RT=2				
		R ₃ (A)				RT=3				
	$W_2(A)$									
	abort			$R_5(A)$						

T ₁	T ₂	$ T_3 $	T 4	T ₅	A_0	A ₁	A_2	A_3	A_4	A_5
1	2	3	4	5						
			$W_4(A)$						Creat	е
W1(A)						Create	e			
	$R_2(A)$					RT=2				
		R ₃ (A)				RT=3				
	$W_2(A)$									
	abort			$R_5(A)$					RT=5	

T ₁	T ₂	T 3	T 4	T_5	A_0	A ₁	A_2	A_3	A_4	A_5
1	2	3	4	5						
			$W_4(A)$						Creat	е
W1(A)						Create	е			
	$R_2(A)$					RT=2				
		R ₃ (A)				RT=3				
	$W_2(A)$									
	abort			$R_5(A)$					RT=5	
				W ₅ (A)						

T ₁	T ₂	$ T_3 $	T ₄	T ₅	A_0	A ₁	A_2	A_3	A_4	A_5
1	2	3	4	5						
			$W_4(A)$						Creat	е
W1(A)						Creat	e			
	$R_2(A)$					RT=2				
		R ₃ (A)				RT=3				
	$W_2(A)$									
	abort			$R_5(A)$					RT=5	
				R ₅ (A) W ₅ (A)						Create

T ₁	T_2	$ T_3 $	T ₄	T_5	A_0	A ₁	A_2	A_3	A_4	A_5
1	2	3	4	5						
			$W_4(A)$						Creat	е
W1(A)						Creat	е			
	$R_2(A)$					RT=2				
		$R_3(A)$				RT=3				
	$W_2(A)$									
	abort			$R_5(A)$					RT=5	
				R ₅ (A) W ₅ (A)						Create
			$R_4(A)$							

eate
E

T ₁	T ₂	$ T_3 $	T ₄	T ₅	A_0	A ₁	A_2	A_3	A_4	A_5
1	2	3	4	5						
			$W_4(A)$						Creat	e
W1(A)						Creat	е			
	$R_2(A)$					RT=2				
		R ₃ (A)				RT=3				
	$W_2(A)$									
	abort			$R_{5}(A)$					RT=5	
				R ₅ (A) W ₅ (A)						Create
			$R_4(A)$						RT=5	
$R_1(A)$										

T ₁	T_2	T ₃	T ₄	T ₅	A_0	A ₁	A_2	A_3	A_4	A_5
1	2	3	4	5						
			$W_4(A)$						Create	Э
W1(A)						Creat	е			
	$R_2(A)$					RT=2				
		R ₃ (A)				RT=3				
	W ₂ (A)									
	abort			$R_5(A)$					RT=5	
				R ₅ (A) W ₅ (A)						Create
			$R_4(A)$						RT=5	
$R_1(A)$						RT=3				

T ₁	$ T_2 $	$ T_3 $	T ₄	T ₅	A_0	A ₁	A_2	A_3	A_4	A_5
1	2	3	4	5						
			$W_4(A)$						Creat	e
W1(A)						Creat	е			
	$R_2(A)$					RT=2				
		$R_3(A)$				RT=3				
	$W_2(A)$									
	abort			$R_5(A)$					RT=5	
				$W_5(A)$						Create
			$R_4(A)$						RT=5	
$R_1(A)$						RT=3				
С										

T ₁	T ₂	T ₃	T 4	T ₅	A_0	A ₁	A_2	A_3	A_4	A ₅
1	2	3	4	5						
			$W_4(A)$						Create	Э
W1(A)						Create	e			
	$R_2(A)$					RT=2				
		R ₃ (A)				RT=3				
	$W_2(A)$									
	abort			$R_5(A)$					RT=5	
				R ₅ (A) W ₅ (A)						Create
			$R_4(A)$						RT=5	
$R_1(A)$						RT=3				
С					Х					

T ₁	T_2	T ₃	T ₄	T ₅	A_0	A ₁	A_2	A_3	A_4	A_5
1	2	3	4	5						
			$W_4(A)$						Creat	Э
W1(A)						Creat	е			
	$R_2(A)$					RT=2				
		R ₃ (A)				RT=3				
	$W_2(A)$									
	abort			$R_5(A)$					RT=5	
				R ₅ (A) W ₅ (A)						Create
			$R_4(A)$						RT=5	
$R_1(A)$						RT=3				
R ₁ (A) C					Х					

X means that we can delete this version

T ₁	T ₂	T ₃	T ₄	T ₅	A_0	A ₁	A_2	A_3	A_4	A_5		
1	2	3	4	5								
			$W_4(A)$						Creat	е		
W1(A)						Creat	е					
	$R_2(A)$					RT=2						
		R ₃ (A)				RT=3						
	$W_2(A)$											
	abort			$R_5(A)$					RT=5			
				R ₅ (A) W ₅ (A)						Create		
			$R_4(A)$						RT=5			
$R_1(A)$						RT=3						
С					Х							
		C										
	X means that we can delete this version											

T ₁	T_2	T ₃	T ₄	T ₅	A_0	A_1	A_2	A_3	A_4	A_5
1	2	3	4	5						
			$W_4(A)$						Creat	e
W1(A)						Creat	е			
	$R_2(A)$					RT=2				
		R ₃ (A)				RT=3				
	$W_2(A)$									
	abort			$R_5(A)$					RT=5	
				R ₅ (A) W ₅ (A)						Create
			$R_4(A)$						RT=5	
$R_1(A)$						RT=3				
R₁(A) C					Х					
		C				Х				
X means that we can delete this version										

T ₁	T_2	T ₃	T ₄	T ₅	A_0	A_1	A_2	A_3	A_4	A_5
1	2	3	4	5						
			$W_4(A)$						Creat	e
W1(A)						Creat	е			
	$R_2(A)$					RT=2				
		R ₃ (A)				RT=3				
	$W_2(A)$									
	abort			$R_5(A)$					RT=5	
				R ₅ (A) W ₅ (A)						Create
			$R_4(A)$						RT=5	
$R_1(A)$						RT=3				
R₁(A) C					Х					
		C				Х				
X means that we can delete this version										