CSE 444: Database Internals

Section 5:

Transactions

Review in this section

- Serializability and conflict Serializability
 - Precedence graph

- Two-Phase Locking
 - Strict two phase locking

Concurrency control by timestamp

Review: (Conflict) Serializable Schedule

- A schedule is <u>serializable</u> if it is equivalent to a serial schedule
- A schedule is <u>conflict serializable</u> if it can be transformed into a serial schedule by a series of swappings of adjacent nonconflicting actions

Example:
$$r_1(A)$$
; $w_1(A)$; $r_2(A)$; $w_2(A)$; $r_1(B)$; $w_1(B)$; $r_2(B)$; $w_2(B)$

$$r_1(A)$$
; $w_1(A)$; $r_1(B)$; $w_1(B)$; $r_2(A)$; $w_2(A)$; $r_2(B)$; $w_2(B)$


Problem 1: Serializability and Locking

• Is this schedule conflict serializable?

T ₀	T ₁
R ₀ (A)	
W ₀ (A)	
	R ₁ (A)
	R ₁ (B)
	C_1
R ₀ (B)	
W ₀ (B)	
C_0	

No.

The precedence graph contains a cycle



• Show how 2PL can ensure a conflictserializable schedule What is

☐ Original schedule below

- Two Phase Locking
- Strict Two Phase Locking?

T ₀	T ₁
R ₀ (A)	
W ₀ (A)	
	R ₁ (A)
	R ₁ (B)
	C_1
R ₀ (B)	
W ₀ (B)	
C_0	

Review: (Strict) Two Phase Locking (2PL)

The 2PL rule:

In every transaction, all lock requests must preceed all unlock requests

Ensures conflict serializability

Proof by induction (sec 18.3.4)

Strict 2PL:

All locks held by a transaction are released when the transaction is completed

- Ensures that schedules are recoverable
 - Transactions commit only after all transactions whose changes they read also commit
- Avoids cascading rollbacks

Show how 2PL can ensure a conflictserializable schedule

☐ Original schedule below

T ₀	T ₁
R ₀ (A)	
W ₀ (A)	
	R ₁ (A)
	R ₁ (B)
	C_1
R ₀ (B)	
W ₀ (B)	
C_0	

T_{o}	T_1	
L _o (A)		
R ₀ (A)		
W ₀ (A)		
	L ₁ (A) : Block	
L ₀ (B)		2012
R ₀ (B)	Is this strict	ZPL?
W ₀ (B)	No, replac	e C _o
U _o (A)	by abor	t
U _o (B)	Release I after com	
C_0	arter com	11110
	L ₁ (A): Granted	
	R ₁ (A)	
	L ₁ (B)	
	R ₁ (B)	
	U ₁ (A)	
	U ₁ (B)	
	C_1	

 Show how the use of locks without 2PL can lead to a schedule that is NOT conflictserializable

☐ Original schedule below

T ₀	T ₁
R ₀ (A)	
W _o (A)	
	R ₁ (A)
	R ₁ (B)
	C_1
R ₀ (B)	
W ₀ (B)	
C_0	

T ₁
L ₁ (A)
R ₁ (A)
U ₁ (A)
L ₁ (B)
R ₁ (B)
U ₁ (B)
C_1

Problem 2: Timestamp-based Concurrency Control

- TS(T) = unique timestamp associated with transaction T
- RT(X) = the highest timestamp of any transaction that read X
- WT(X) = the highest timestamp of any transaction that wrote X
- C(X) = the commit bit: true when transaction with highest timestamp that wrote X committed

Four Rules

- Rule 1: Read request on X by T
 - TS(T) < WT(X), abort, not physically realizable (read too late)
 - -TS(T) >= WT(X), physically realizable
 - If C = 1, accept, update RT(X) if necessary
 - If C = 0, **delay** T

Note:

- If a request is not physically realizable, we abort
 - for read request, check WT
 - for write request, check RT
- If it is physically realizable
 - we accept, delay, or (only for write request) ignore

Four Rules

- Rule 2: Write request on X by T
 - TS(T) < RT(X), not physically realizable (write too late)
 - abort
 - -TS(T) >= RT(X), physically realizable
 - TS(T) >= WT(X)
 - accept, update WT(X), set C = 0
 - TS(T) < WT(X)
 - If C = 1, ignore
 - If C = 0, delay

Four Rules

- Rule 3: Commit request by T
 - Set C = 1 for all X written by T
 - Allow waiting transactions to proceed

- Rule 4: Abort T
 - Check if the waiting transactions can proceed now.

You should try to understand the rules before applying them to solve problems ©

Problem 2: Timestamp-based Concurrency Control

- Explain what happens when a time-stamp based concurrency control is used.
- $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow ST_4 \rightarrow R_1(X) \rightarrow R_2(X) \rightarrow W_2(X) \rightarrow W_1(X) \rightarrow W_3(Y) \rightarrow W_2(Y) \rightarrow C_3 \rightarrow W_4(Z) \rightarrow C_4 \rightarrow R_2(Z)$

Remember!

- You need to mention any changes of RT, WT, A and C bit of each element
- Four rules in section 18.8.4
- Four Possible actions: request is <u>accepted</u>, <u>ignored</u>, <u>delayed</u>, <u>rolledback/aborted</u>

$$ST_1 -> ST_2 -> ST_3 -> ST_4 -> R_1(X) -> R_2(X) -> W_2(X) -> W_1(X) -> W_3(Y) -> W_2(Y) -> C_3 -> W_4(Z) -> C_4 -> R_2(Z)$$

T1	T2	Т3	T4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)						
	_					
			= 1 means = 0 means (no spa	C = false		

T1	T2	Т3	T4	X	Υ	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)				RT=1		
	R ₂ (X)					
			1. Physical $TS(T_1) >= V$	ly realizable VT(X)	e:	
			2. C = 1: gr	t		
			3. Update	RT : TS(T ₁) :	> RT(X)	

T1	T2	Т3	T4	X	Y	Z	
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	
R ₁ (X)				RT=1			
	R ₂ (X)			RT=2			
	$W_2(X)$						
			-	1. Physically realizable:			
			$TS(T_2) >= V$	WT(X)			
			2. C = 1: g	2. C = 1: grant request			
			3. Update				

$$ST_1 -> ST_2 -> ST_3 -> ST_4 -> R_1(X) -> R_2(X) -> W_2(X) -> W_1(X) -> W_3(Y) -> W_2(Y) -> C_3 -> W_4(Z) -> C_4 -> R_2(Z)$$

T1	T2	Т3	T4	X	Υ	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)				RT=1		
	R ₂ (X)			RT=2		
	$W_2(X)$			WT=2, C=0		
W ₁ (X)						
	1.	Physically r	realizable:			
				$(T_2) >= WT(X)$)	
		· •		· -		
	2.	Update W	Γ and C (n	ot committe	d yet)	

$$ST_1 -> ST_2 -> ST_3 -> ST_4 -> R_1(X) -> R_2(X) -> W_2(X) -> W_1(X) -> W_3(Y) -> W_2(Y) -> C_3 -> W_4(Z) -> C_4 -> R_2(Z)$$

T1	T2	Т3	T4	X	Υ	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)				RT=1		
	R ₂ (X)			RT=2		
	W ₂ (X)			WT=2, C=0		
W ₁ (X): abort						
		W ₃ (Y)				
	T Physical < RT(X)	ly realizabl	le:			
Abort	/rollback					

$$ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow ST_4 \rightarrow R_1(X) \rightarrow R_2(X) \rightarrow W_2(X) \rightarrow W_1(X) \rightarrow W_3(Y) \rightarrow W_2(Y) \rightarrow C_3 \rightarrow W_4(Z) \rightarrow C_4 \rightarrow R_2(Z)$$

T1	T2	Т3	T4	X	Υ	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)				RT=1		
	R ₂ (X)			RT=2		
	$W_2(X)$			WT=2, C=0		
W ₁ (X): abort						
		W ₃ (Y)			WT=3, C=0	
	W ₂ (Y)					

1. Physically realizable:

$$TS(T_3) >= RT(Y)$$
 and $TS(T_3) >= WT(Y)$

2. Update WT and C (not committed yet)

T1	T2	Т3	T4	Х	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)				RT=1		
	R ₂ (X)			RT=2		
	$W_2(X)$			WT=2, C=0		
W ₁ (X): abort						
		W ₃ (Y)			WT=3, C=0	
	W ₂ (Y): delay					
		C_3				

1. Physically realizable:

 $TS(T_3) >= RT(Y)$ although $TS(T_2) < WT(Y)$

2. We could not apply Thomas' write rule (ignore W₂(Y)) since C=0

T1	T2	Т3	T4	Х	Υ	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)				RT=1		
	R ₂ (X)			RT=2		
	$W_2(X)$			WT=2, C=0		
W ₁ (X): abort						
		W ₃ (Y)			WT=3, C=0	
	W ₂ (Y): delay					
		C_3			C=1	
					What else	?

T1	T2	Т3	T4	Х	Υ	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)				RT=1		
	R ₂ (X)			RT=2		
	$W_2(X)$			WT=2, C=0		
W ₁ (X): abort						
		W ₃ (Y)			WT=3, C=0	
	W ₂ (Y): delay					
		C ₃			C=1	
	Ignore W ₂ (Y) and proceed					
			W ₄ (Z)			
A later write by T ₃ has been committed						

$$ST_1 -> ST_2 -> ST_3 -> ST_4 -> R_1(X) -> R_2(X) -> W_2(X) -> W_1(X) -> W_3(Y) -> W_2(Y) -> C_3 -> W_4(Z) -> C_4 -> R_2(Z)$$

T1	T2	Т3	T4	X	Υ	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)				RT=1		
	R ₂ (X)			RT=2		
	\A/ /\/\			WT 2 C O		
W ₁ (X): a 1. F	Physically rea	lizable:				
	$ T_4\rangle >= RT(Z)$		(a) >= WT(1)	Z)	WT=3, C=0	
2. \	Jpdate WT a	nd C (no	t committ	ed yet)	C=1	
	Ignore W ₂ (Y) and proceed					
			W ₄ (Z)			WT=4, C = 0
			C ₄			

T1	T2	Т3	T4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)				RT=1		
	R ₂ (X)			RT=2		
	$W_2(X)$			WT=2, C=0		
W ₁ (X): abort						
		W ₃ (Y)			WT=3, C=0	
	W ₂ (Y): delay					
		C ₃			C=1	
	Ignore W ₂ (Y) and proceed					
			W ₄ (Z)			WT=4, C = 0
			C ₄			C=1
	R ₂ (Z)					

T1	T2	T3	T4	Х	Υ	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)			_	RT=1		
	1. NOT Physically			RT=2		
	lizable:			WT=2, C=0		
W ₁ (X): a	$W_1(X): \mathbf{a}$ TS(T ₂) < WT(Z)					
Abo	Abort/rollback				WT=3, C=0	
		C_3			C=1	
	Ign V ₂ (Y) and ceed					
			W ₄ (Z)			WT=4, C = 0
			C_4			C=1
	R ₂ (Z): abort					

More Timestamp-based Concurrency Control

What will happen at the last request?

- $ST_1 \rightarrow ST_2 \rightarrow R_1(A) \rightarrow R_2(A) \rightarrow W_1(B) \rightarrow W_2(B)$
- $ST_1 \rightarrow ST_2 \rightarrow R_2(A) \rightarrow C_2 \rightarrow R_1(A) \rightarrow W_1(A)$
- $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow R_1(A) \rightarrow W_3(A) \rightarrow C_3 \rightarrow W_2(A)$
- $ST_1 -> ST_2 -> ST_3 -> R_1(A) -> W_1(A) -> R_2(A)$

More Timestamp-based Concurrency Control

What will happen at the last request?

- $ST_1 \rightarrow ST_2 \rightarrow R_1(A) \rightarrow R_2(A) \rightarrow W_1(B) \rightarrow W_2(B)$
 - ACCEPTED [no need to check C(B)]
- $ST_1 \rightarrow ST_2 \rightarrow R_2(A) \rightarrow C_2 \rightarrow R_1(A) \rightarrow W_1(A)$
 - ROLLED BACK [R₂(A) precedes]
- $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow R_1(A) \rightarrow W_3(A) \rightarrow C_3 \rightarrow W_2(A)$
 - **IGNORED** $[W_3(A) \text{ committed}]$
- $ST_1 -> ST_2 -> ST_3 -> R_1(A) -> W_1(A) -> R_2(A)$
 - **DELAYED** $[W_1(A) \text{ not committed yet}]$