CSE 444: Database Internals

Section 5: Transactions

Review in this section

- - Precedence graph

- Two-Phase Locking
 - Strict two phase locking

• Concurrency control by timestamp

Problem 1: Serializability and Locking						
s this schedule conflict ser	ializable?	What isSerializabilityConflict Serializability?				
Τ _ο		T ₁				
R ₀ (A)						
W ₀ (A)						
		R ₁ (A)				
		R ₁ (B)				
		C ₁				
R ₀ (B)						
W ₀ (B)						
C ₀						
	Problem 1: Serializa s this schedule conflict ser $\frac{T_0}{R_0(A)}$ $W_0(A)$	Problem 1: Serializability a s this schedule conflict serializable? To Ro(A) Wo(A) Ro(B) Wo(B) Co				

Review: (Conflict) Serializable Schedule

- A schedule is *serializable* if it is equivalent to a serial schedule
- A schedule is <u>conflict serializable</u> if it can be transformed into a serial schedule by a series of swappings of adjacent nonconflicting actions

Example: $r_1(A); w_1(A); r_2(A); w_2(A); r_1(B); w_1(B); r_2(B); w_2(B)$

 $r_1(A); w_1(A); r_1(B); w_1(B); r_2(A); w_2(A); r_2(B); w_2(B)$

Problem 1: Serializability and Locking

• Is this schedule conflict serializable?

Τ ₀	T ₁
R ₀ (A)	
W ₀ (A)	
	R ₁ (A)
	R ₁ (B)
	C ₁
R ₀ (B)	
W ₀ (B)	
C ₀	

• No.

• The precedence graph contains a cycle



•Why does precedence graph test work?

•Proof by induction (sec 18.2.3)

 Show how 2PL can ensure a conflictserializable schedule
 What is

 Two Phase Locking
 Strict Two Phase Locking?

Τ ₀	T ₁
R ₀ (A)	
W ₀ (A)	
	R ₁ (A)
	R ₁ (B)
	C ₁
R ₀ (B)	
W ₀ (B)	
C ₀	

Review:

(Strict) Two Phase Locking (2PL)

The 2PL rule:

In every transaction, all lock requests must preceed all unlock requests Ensures conflict serializability

Strict 2PL:

 Proof by induction (sec 18.3.4)

All locks held by a transaction are released when the transaction is completed

- Ensures that schedules are recoverable
 - Transactions commit only after all transactions whose changes they read also commit
- Avoids cascading rollbacks

- Show how 2PL can ensure a conflictserializable schedule
 - □ Original schedule below

Τ ₀	T ₁
R ₀ (A)	
W ₀ (A)	
	R ₁ (A)
	R ₁ (B)
	C ₁
R ₀ (B)	
W ₀ (B)	
C ₀	

Τ _ο	T ₁	
L ₀ (A)		
R ₀ (A)		
W ₀ (A)		
	L ₁ (A) : Block	
L ₀ (B)		
R ₀ (B)	Is this strict	2PL?
W ₀ (B)	No, replac	e C _o
U ₀ (A)	by abo	rt
U _o (B)	Release	locks
C ₀	alter con	
	L ₁ (A) : Granted	
	R ₁ (A)	
	L ₁ (B)	
	R ₁ (B)	
	U ₁ (A)	
	U ₁ (B)	
	C ₁	

 Show how the use of locks without 2PL can lead to a schedule that is NOT conflictserializable

□ Original schedule below

Τ ₀	T ₁
R ₀ (A)	
W ₀ (A)	
	R ₁ (A)
	R ₁ (B)
	C ₁
R ₀ (B)	
W ₀ (B)	
C ₀	

Τ _ο	T ₁
L ₀ (A)	
R ₀ (A)	
W ₀ (A)	
U ₀ (A)	
	L ₁ (A)
	R ₁ (A)
	U ₁ (A)
	L ₁ (B)
	R ₁ (B)
	U ₁ (B)
	C ₁
L ₀ (B)	
R ₀ (B)	
W ₀ (B)	
U ₀ (B)	
C ₀	

Problem 2: Timestamp-based Concurrency Control

- Explain what happens when a time-stamp based concurrency control is used.
- $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow ST_4 \rightarrow R_1(X) \rightarrow R_2(X) \rightarrow W_2(X) \rightarrow W_1(X) \rightarrow W_3(Y) \rightarrow W_2(Y) \rightarrow C_3 \rightarrow W_4(Z) \rightarrow C_4 \rightarrow R_2(Z)$
- Remember!
 - You need to mention any changes of RT, WT, Aand C bit of each element
 - Four rules in section 18.8.4
 - Four Possible actions: request is <u>accepted</u>, <u>ignored</u>, <u>delayed</u>, <u>rolledback/aborted</u>

T1	T2	Т3	T4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)						
		C	= 1 means	C = true		
		C	= 0 means	C = false		
			(no spa	ce!)		
	_					

T1	T2	Т3	T4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)				RT=1		
	R ₂ (X)					
			1. Physical	ly realizable	e:	
			$TS(T_1) >= V$	VT(X)		
			2. C = 1: gr	ant reques	t	
			U	·		
			3. Update	RT : TS(T ₁) :	> RT(X)	

T1	T2	Т3	T4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)				RT=1		
	R ₂ (X)			RT=2		
	W ₂ (X)					
			1. Physica			
			$ S(_2) >= 0$	VVI(X)		
			2. C = 1: g	rant reques	st	
			3. Update	RT : TS(T ₂)	> RT(X)	

T1	T2	Т3	T4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)				RT=1		
	R ₂ (X)			RT=2		
	W ₂ (X)			WT=2, C = 0		
W ₁ (X)						
	1.	Physically r	ealizable:			
	TS	$TS(T_2) >= RT(X)$ and $TS(T_2) >= WT(X)$				
		-				
	2.	Update W1				

T1	T2	Т3	Т4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)				RT=1		
	R ₂ (X)			RT=2		
	W ₂ (X)			WT=2, C=0		
W ₁ (X): abort						
		W ₃ (Y)				
1 10						
	Physical	iy realizabi	e:			
13(1 ₁)	$< \Pi(\Lambda)$					
Abort	/rollback					

T1	T2	Т3	Т4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)				RT=1		
	R ₂ (X)			RT=2		
	W ₂ (X)			WT=2, C=0		
W ₁ (X): abort						
		W ₃ (Y)			WT=3, C=0	
	W ₂ (Y)					
1 Physica	ally realiza					
TS(T ₂) >=	RT(X) and					
1 37	、 7					
2. Update	e WT and	t)				

T1	T2	Т3	Т4	X	Y	Z		
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1		
R ₁ (X)				RT=1				
	R ₂ (X)			RT=2				
	W ₂ (X)			WT=2, C=0				
W ₁ (X): abort								
		W ₃ (Y)			WT=3, C=0			
	W ₂ (Y): delay							
		C ₃						
1. Physically realizable:								
$TS(T_3) >= RT(X)$ although $TS(T_2) < WT(X)$								
2. We could not apply Thomas' write rule (ignore W ₂ (Y)) since C=0								

T1	T2	Т3	Т4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)				RT=1		
	R ₂ (X)			RT=2		
	W ₂ (X)			WT=2, C=0		
W ₁ (X): abort						
		W ₃ (Y)			WT=3, C=0	
	W ₂ (Y): delay					
		C ₃			C=1	
					What else	?

T1	T2	Т3	Т4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)				RT=1		
	R ₂ (X)			RT=2		
	W ₂ (X)			WT=2, C=0		
W ₁ (X): abort						
		W ₃ (Y)			WT=3, C=0	
	W ₂ (Y): delay					
		C ₃			C=1	
	Ignore W ₂ (Y) and proceed					
			W ₄ (Z)			
A later write by T ₃ has		has				
been committed		b				

T1		Т2	Т3	Т4	X	Y	Z	
1 2		3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1		
R ₁ (X))				RT=1			
		R ₂ (X)			RT=2			
		\A/ (V)			WT-2 C-0			
W ₁ (X): a 1. Physically realizable:								
	TS(T_4) >= RT(X) a	and TS(T	(₄) >= WT(X)	WT=3, C=0		
	2. Update WT and C (not committed yet)				ed yet)	C=1		
		Ignore W ₂ (Y) and proceed						
				W ₄ (Z)			WT=4, C = 0	
				C ₄				

T1	T2	Т3	Т4	X	Y	Z
1	2	3	4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1
R ₁ (X)				RT=1		
	R ₂ (X)			RT=2		
	W ₂ (X)			WT=2, C=0		
W ₁ (X): abort						
		W ₃ (Y)			WT=3, C=0	
	W ₂ (Y): delay					
		C ₃			C=1	
	lgnore W ₂ (Y) and proceed					
			W ₄ (Z)			WT=4, C = 0
			C ₄			C=1
	R ₂ (Z)					

T1		Т2	Т3	Т4	X	Y	Z
1	1 2 3		4	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	RT = 0, WT = 0, C = 1	
R ₁ (X)	2 ₁ (X)			RT=1			
	1. NOT Physically				RT=2		
	realizable:			WT=2, C=0			
W ₁ (X): a	13($r_2 < vvr(z)$					
	Abort/rollback					WT=3, C=0	
		, 					
			C ₃			C=1	
		lgr V ₂ (Y) and eed					
				$W_4(Z)$			WT=4, C = 0
				C ₄			C=1
		R ₂ (Z): abort					

Four Rules

- Rule 1: Read request on X by T
 - TS(T) < WT(X), abort, not physically realizable (read too late)</p>
 - TS(T) >= WT(X), physically realizable
 - If C = 1, accept, update RT(X) if necessary
 - If C = 0, **delay** T

Note:

- If a request is not physically realizable, we abort
 - for read request, check WT
 - for write request, check RT
- If it is physically realizable
 - we accept, delay, or (only for write request) ignore

Four Rules

- Rule 2: Write request on X by T
 - TS(T) < RT(X), not physically realizable (write too late)

• abort

- TS(T) >= RT(X), physically realizable
 - TS(T) >= WT(X)
 - accept, update WT(X), set C = 0
 - TS(T) < WT(X)
 - If C = 1, ignore
 - If C = 0, delay

Four Rules

- Rule 3: Commit request by T
 - Set C = 1 for all X written by T
 - Allow waiting transactions to proceed
- Rule 4: Abort T
 - Check if the waiting transactions can proceed now.

You should try to understand the rules before applying them to solve problems 😳

More Timestamp-based Concurrency Control

What will happen at the last request?

- $ST_1 \rightarrow ST_2 \rightarrow R_1(A) \rightarrow R_2(A) \rightarrow W_1(B) \rightarrow W_2(B)$
- $ST_1 \rightarrow ST_2 \rightarrow R_2(A) \rightarrow C_2 \rightarrow R_1(A) \rightarrow W_1(A)$
- $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow R_1(A) \rightarrow W_3(A) \rightarrow C_3 \rightarrow W_2(A)$
- $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow R_1(A) \rightarrow W_1(A) \rightarrow R_2(A)$

More Timestamp-based Concurrency Control

What will happen at the last request?

- ST₁ -> ST₂ -> R₁(A) -> R₂(A) -> W₁(B) -> W₂(B)
 ACCEPTED [no need to check C(B)]
- ST₁ -> ST₂ -> R₂(A) -> C₂ -> R₁(A) -> W₁(A)
 ROLLED BACK [R₂(A) precedes]
- ST₁ -> ST₂ -> ST₃-> R₁(A) -> W₃(A) -> C₃ -> W₂(A)
 IGNORED [W₃(A) committed]
- $ST_1 \rightarrow ST_2 \rightarrow ST_3 \rightarrow R_1(A) \rightarrow W_1(A) \rightarrow R_2(A)$

- **DELAYED** $[W_1(A) \text{ not committed yet}]$