Structural Hazards
Suppose a lw instruction is in stage four (memory access)
Meanwhile, an add instruction is in stage one (instruction fetch)
Both of these actions require access to memory; they could collide
In practice, they don’t, because of the design of the caching system