



The Quest for Speed - Memory

- If all memory accesses (IF/lw/sw) accessed main memory, programs would run 20 times slower
- And it's getting worse
 - » processors speed up by 50% annually
 - » memory accesses speed up by 9% annually
 - » it's becoming harder and harder to keep these processors fed

4/22/2007 cse410-13-cache ©2006-07 Perkins, DW Johnson and University of Washington



	Memo	ry Hiera	rchy	
Memory	Fabrication	Access	Typ. Size	\$/MB
Level	Tech	Time (ns)	(bytes)	(Circa ?)
Registers	Registers	<0.5	256	1000
L1 Cache	SRAM	1	64K	100
L2 Cache	SRAM	10	1M	100
Memory	DRAM	100	512M	100
Disk	Magnetic Disk	10M	100G	0.0035
4/22/2007	cse410-13-cache ©2006-07	Perkins, DW Johnson and Univers	sity of Washington	5









- Temporal locality nearness in time
 - » Data being accessed now will probably be accessed again soon
 - » Useful data tends to continue to be useful
- Spatial locality nearness in address
 - » Data near the data being accessed now will probably be needed soon
 - » Useful data is often accessed sequentially

cse410-13-cache @2006-07 Perkins, DW Johnson and University of Washington

Cache Terminology

• Hit and Miss

4/22/2007

- » the data item is in the cache or the data item is not in the cache
- Hit rate and Miss rate
 - » the percentage of references that the data item is in the cache or not in the cache
- Hit time and Miss time
 - » the time required to access data in the cache (cache access time) and the time required to access data not in the cache (memory access time)

11

4/22/2007 cse410-13-cache ©2006-07 Perkins, DW Johnson and University of Washington









4/22/2007

A small two-level hierarchy

8-word cache

cse410-13-cache @2006-07 Perkins, DW Johnson and University of Washington

0 0 0

116 120 124

14

16





Memory	C	Cache Conte	ents	Cache
Address	Tag	Valid	Value	Index
11 <u>000</u> 00	11	Y	0x0000001	$000_2 = 0$
10 <u>001</u> 00	10	N	0x09D91D11	$001_2 = 1$
01<u>010</u>00	01	Y	0x00000410	$010_2 = 2$
<u>00011</u> 00	00	Y	0x00012D10	$011_2 = 3$
1010000	10	N	0x0000005	$100_2 = 4$
1110100	11	Y	0x0349A291	$101_2 = 5$
0011000	00	Y	0x000123A8	$110_2 = 6$
10111 00	10	N	0x00000200	$111_{2} = 7$

N-way Set Associative Caches

- Direct mapped caches cannot store more than one address with the same index
- If two addresses collide, then you overwrite the older entry
- 2-way associative caches can store two different addresses with the same index
 - » 3-way, 4-way and 8-way set associative designs too
- Reduces misses due to conflicts
- Larger sets imply slower accesses

ny slower decesses

19

cse410-13-cache ©2006-07 Perkins, DW Johnson and University of Washington

2-way Set Associative Cache

Index	Tag	Valid	Value	Tag	Valid	Value
000	11	Y	0x0000001	00	Y	0x0000002
001	10	N	0x09D91D11	10	N	0x000003B
010	01	Y	0x00000410	11	Y	0x000000CF
011	00	Y	0x00012D10	10	Ν	0x000000A2
100	10	N	0x00000005	11	N	0x0000333
101 ⇒	11	Y	0x0349A291	10	Y	0x00003333
110	00	Y	0x000123A8	01	Y	0x0000C002
111	10	N	0x00000200	10	N	0x00000005

The highlighted cache entry contains values for addresses $10101xx_2$ and $11101xx_2$.

cse410-13-cache ©2006-07 Perkins, DW Johnson and University of Washington

4/22/2007

4/22/2007

20







Address Tags Revisited A cache block size > 1 word requires the address to

- be divided differently
- Instead of a byte offset into a word, we need a byte offset into the block
- Assume we have 10-bit addresses, 8 cache lines, and 4 words (16 bytes) per cache line block...

	010110011	1
	010110011	. L
Tag (3)	Index (3)	Block Offset (4)
010	110	0111



- Big blocks are good
 - » Fewer first time misses
 - » Exploits spatial locality
- Small blocks are good
 - » Don't evict as much data when bringing in a new entry
 - » More likely that all items in the block will turn out to be useful

cse410-13-cache @2006-07 Perkins, DW Johnson and University of Washington

25

27

Write-Through Caches

- Write all updates to both cache and memory
- Advantages

4/22/2007

- » The cache and the memory are always consistent
- » Evicting a cache line is cheap because no data needs to be written out to memory at eviction
- » Easy to implement
- Disadvantages

4/22/2007

» Runs at memory speeds when writing (can use write buffer to reduce this problem)

cse410-13-cache ©2006-07 Perkins, DW Johnson and University of Washingto

Reads vs. Writes

- Caching is essentially making a copy of the data
- When you read, the copies still match when you're done
- When you write, the results must eventually propagate to both copies
 - » Especially at the lowest level of the hierarchy, which is in some sense the permanent copy

cse410-13-cache @2006-07 Perkins, DW Johnson and University of Washington

26

28

Write-Back Caches

- Write the update to the cache only. Write to memory only when cache block is evicted
- Advantage

4/22/2007

- » Runs at cache speed rather than memory speed
- » Some writes never go all the way to memory
- » When a whole block is written back, can use high bandwidth transfer
- Disadvantage

4/22/2007

» complexity required to maintain consistency

cse410-13-cache @2006-07 Perkins, DW Johnson and University of Washington





Cache Line Replacement

cse410-13-cache @2006-07 Perkins, DW Johnson and University of Washingto

31

- How do you decide which cache block to replace?
- If the cache is direct-mapped, it's easy » only one slot per index
- Otherwise, common strategies:
 - » Random

4/22/2007

» Least Recently Used (LRU)

LRU Implementations

- LRU is very difficult to implement for high degrees of associativity
- 4-way approximation:

4/22/2007

- » 1 bit to indicate least recently used pair
- » 1 bit per pair to indicate least recently used item in this pair
- We will see this again at the operating system level

cse410-13-cache @2006-07 Perkins, DW Johnson and University of Washington

32

Multi-Level Caches

- Use each level of the memory hierarchy as a cache over the next lowest level
- Inserting level 2 between levels 1 and 3 allows:
 - » level 1 to have a higher miss rate (so can be smaller and cheaper)
 - » level 3 to have a larger access time (so can be slower and cheaper)

cse410-13-cache @2006-07 Perkins, DW Johnson and University of Washington

33

35

Not Explored (Yet?)

- Cache Coherency in multiprocessor systems
- Want each processor to have its own cache
 - » Fast local access

4/22/2007

4/22/2007

- » No interference with/from other processors
- But: now what happens if more than one processor accesses a cache line at the same time?
 - » How do we keep multiple copies consistent?
 - » What about synchronization with main storage?

cse410-13-cache ©2006-07 Perkins, DW Johnson and University of Washington

