

## Reading and References

## - Readings

» Computer Organization and Design

- Section 2.1, Introduction
- Section 2.2, Operations of the Computer Hardware
- Section 2.3, Operands of the Computer Hardware
- Section 2.4, Representing Instructions
- Other References
» See MIPS Run, D Sweetman
- section 8.6, Instruction encoding
- section 10.2, Endianness
$4 / 3 / 2007$




## Instructions in main memory

- Instructions are stored in main memory » each byte in memory has a number (an address)
- Program counter (PC) points to the next instruction
" All MIPS instructions are 4 bytes long, and so instruction addresses are always multiples of 4
- Program addresses are 32 bits long
» $2^{32}=4,294,967,296=4$ GigaBytes (GB)

43/2007



## Fetch/Execute Cycle (Preview)

- Operation of a computer:
while (processor not halted) \{
fetch instruction at memory location (PC) PC $=$ PC +4 (increment to point to next instruction) execute fetched instruction \}
- Instructions execute sequentially unless a jump or branch changes the PC to cause the next instruction to be fetched from somewhere else


## Some common storage units

## Alignment

- An object in memory is "aligned" when its address is a multiple of its size
- Byte: always aligned
- Halfword: address is multiple of 2
- Word: address is multiple of 4
- Double word: address is multiple of 8
- Alignment simplifies load/store hardware



## MIPS Registers

- 32 bits wide
» 32 bits is 4 bytes
» same as a word in memory
» signed values from $-2^{31}$ to $+2^{31}-1$
» unsigned values from 0 to $2^{32-1}$
- easy to access and manipulate
» 32 registers (not related to being 32 bits wide)
" on chip, so very fast to access


## Register addresses

## Register numbers and names

- 32 general purpose registers
- how many bits does it take to identify a register?
» 5 bits, because $2^{5}=32$
- 32 registers is a compromise selection
» more would require more bits to identify
» fewer would be harder to use efficiently


## How are registers used?

- Many instructions use 3 registers
» 2 source registers
» 1 destination register
- For example
» add \$t1, \$a0, \$t0
- add a0 and t0 and put result in t1
" add \$t1,\$zero,\$a0
- move contents of a0 to $\mathrm{t} 1(\mathrm{t} 1=0+\mathrm{a} 0)$

43/2007


## R -format fields

| op code | source 1 | source 2 | dest | shamt | function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |

- some common R-format instructions
" arithmetic: add, sub, mult, div
" logical: and, or, sll, srl
» comparison: slt (set on less than)
" jump through register: jr


## R-format instructions: 3 registers

- 32 bits available in the instruction
- 15 bits for the three 5-bit register numbers
- The remaining 17 bits are available for specifying the instruction
» 6-bit op code - basic instruction identifier
» 5 -bit shift amount
» 6 -bit function code



## Bits are just bits

- The bits mean whatever the designer says they mean when the ISA is defined
- How many possible 3-register instructions are there?
» $2^{17}=131,072$
" includes all values of op code, shamt, function
- As the ISA develops over the years, the encoding tends to become less logical

[^0]

## Transfer from memory to register

- Load instructions

| » word: <br> » half word: |  | lw |  | t, address |
| :---: | :---: | :---: | :---: | :---: |
|  |  | 1 h | rt, | , a |
|  |  | lhu | rt , | , add |
| » byte: |  | lb | rt, |  |
|  |  | lbu | rt, |  |

- signed load => sign bit is extended into the upper bits of destination register
- unsigned load => 0 in upper bits of register


Transfer from register to memory

- Store instructions


The "address" term

- There is one basic addressing mode:
offset + base register value
- Offset is 16 bits ( $\pm 32 \mathrm{~KB}$ )
- Load word pointed to by s0, add t1, store
lw $\$$ to,0 $0(\$ s 0)$
add $\$ t 0, \$ t 0, \$ t 1$
sw \$t0,0(\$s0)

43/2007

${ }^{20}$


## Instructions and Data flow



## The eye of the beholder

## Big-endian, little-endian

- Bit patterns have no inherent meaning
- A 32-bit word in memory is 4 bytes long
- but which byte is which address?
- A 32-bit word can be seen as
» a signed integer ( $\pm 2$ Billion)
» an unsigned integer or address pointer (0 to 4B)
- Consider the 32-bit number 0x01234567
" four bytes: 01, 23, 45, 67
» a single precision floating point number
» most significant bits are 0x01
» four 1-byte characters
» least significant bits are 0x67
» an instruction

[^1]| Data in memory- big endian |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Big endian - most significant bits are in byte 0 of the word |  |  |  |  |  |  |  |
| : | : | : | : | : | byte \# | contents |  |
| ${ }^{+}$ |  | . | . | . | 7 | 67 |  |
| 12 |  |  |  |  | 6 | 45 |  |
| 8 |  |  |  |  | 5 | 23 |  |
| 4 | 01 | 23 | 45 | 67 | 4 | 01 |  |
| 0 |  |  |  |  |  |  |  |
| $0 \quad 12$ |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

Data in memory- little endian

Little endian - least significant bits are in byte 0 of the word



[^0]:    $43 / 2007$

[^1]:    $43 / 2007$

