# Cache Memory

CSE 410, Spring 2005 Computer Systems

http://www.cs.washington.edu/410

# A Solution: Memory Hierarchy

- Keep <u>copies</u> of the active data in the small, fast, expensive storage
- Keep <u>all</u> data in the big, slow, cheap storage

fast, small, expensive storage

slow, large, cheap storage

# The Quest for Speed - Memory

- If all memory accesses (IF/lw/sw) accessed main memory, programs would run 20 times slower
- And it's getting worse
  - » processors speed up by 50% annually
  - » memory accesses speed up by 9% annually
  - » it's becoming harder and harder to keep these processors fed

### Memory Hierarchy

Memory Level	Fabrication Tech	Access Time (ns)	Typ. Size (bytes)	\$/MB
Registers	Registers	< 0.5	256	1000
L1 Cache	SRAM	1	64K	100
L2 Cache	SRAM	10	1M	100
Memory	DRAM	100	512M	100
Disk	Magnetic Disk	10M	100G	0.0035

# What is a Cache?

- A cache allows for fast accesses to a subset of a larger data store
- Your web browser's cache gives you fast access to pages you visited recently
  - » faster because it's stored locally
- The memory cache gives the processor fast access to memory that it used recently
  - » faster because it's fancy and usually located on the CPU chip
  - » subset because the cache is smaller than main memory





# Locality of reference

- Temporal locality nearness in time
  - » Data being accessed now will probably be accessed again soon
  - » Useful data tends to continue to be useful
- Spatial locality nearness in address
  - » Data near the data being accessed now will probably be needed soon
  - » Useful data is often accessed sequentially



## A small two-level hierarchy



# **Direct Mapped Caches**

- Fully associative caches are often too slow
- With direct mapped caches the address of the item determines where in the cache to store it
  - » In our example, the lowest order two bits are the byte offset within the word stored in the cache
  - » The next three bits of the address dictate the location of the entry within the cache
  - » The remaining higher order bits record the rest of the original address as a tag for this entry

## Fully Associative Cache

- In a fully associative cache,
  - » any memory word can be placed in any **cache line**
  - » each cache line stores an address and a data value
  - » accesses are slow (but not as slow as you might think)

Address	Valid	Value
0010100	Y	0x0000001
0000100	N	0x09D91D11
0100100	Y	0x00000410
0101100	Y	0x00012D10
0001100	N	0x0000005
1101100	Y	0x0349A291
0100000	Y	0x000123A8
1111100	N	0x0000200

#### Address Tags

- A *tag* is a label for a cache entry indicating where it came from
  - » The upper bits of the data item's address

7 bit Address				
1011101				
Tag (2)	Index (3)	Byte Offset (2)		
10	111	01		

## Direct Mapped Cache

Memory	Cache Contents			Cache
Address	Tag	Valid	Value	Index
11 <u>000</u> 00	11	Y	0x0000001	$000_2 = 0$
<u>10001</u> 00	10	N	0x09D91D11	$001_2 = 1$
01 <u>010</u> 00	01	Y	0x00000410	$010_2 = 2$
00 <u>011</u> 00	00	Y	0x00012D10	$011_2 = 3$
10 <u>100</u> 00	10	N	0x0000005	$100_2 = 4$
<b>1110100</b>	11	Y	0x0349A291	$101_2 = 5$
0011000	00	Y	0x000123A8	$110_2 = 6$
10 <u>111</u> 00	10	N	0x00000200	$111_{2} = 7$

## 2-way Set Associative Cache

Index	Tag	Valid	Value	Tag	Valid	Value
000	11	Y	0x0000001	00	Y	0x0000002
001	10	Ν	0x09D91D11	10	Ν	0x000003B
010	01	Y	0x00000410	11	Y	0x00000CF
011	00	Y	0x00012D10	10	Ν	0x00000A2
100	10	Ν	0x00000005	11	Ν	0x0000333
101 ⇒	11	Y	0x0349A291	10	Y	0x00003333
110	00	Y	0x000123A8	01	Y	0x0000C002
111	10	N	0x00000200	10	N	0x0000005

The highlighted cache entry contains values for addresses  $10101xx_2$  and  $11101xx_2$ .

## N-way Set Associative Caches

- Direct mapped caches cannot store more than one address with the same index
- If two addresses collide, then you overwrite the older entry
- 2-way associative caches can store two different addresses with the same index
  - » 3-way, 4-way and 8-way set associative designs too
- Reduces misses due to conflicts
- Larger sets imply slower accesses



# Spatial Locality

- Using the cache improves performance by taking advantage of temporal locality
  - » When a word in memory is accessed it is loaded into cache memory
  - » It is then available quickly if it is needed again soon
- This does nothing for spatial locality

# Memory Blocks

- Divide memory into blocks
- If any word in a block is accessed, then load an entire block into the cache



 $w_1 | w_2 | w_3 | w_4 | w_5 | w_6$ 

Block 0 0x0000000-0x000003F

Block 1  $0 \times 00000040 - 0 \times 000007F$ 

Block 2 0x0000080-0x000000BF

w<sub>9</sub> w<sub>10</sub> w<sub>11</sub> w<sub>12</sub>

w<sub>13</sub> w<sub>14</sub>

Cache line for 16 word block size

tag valid w<sub>0</sub>

# Address Tags Revisited

- A cache block size > 1 word requires the address to be divided differently
- Instead of a byte offset into a word, we need a byte offset into the block
- Assume we have 10-bit addresses, 8 cache lines, and 4 words (16 bytes) per cache line block...

10 bit Address			
0101100111			
Tag (3)	Index (3)	Block Offset (4)	
010	110	0111	

# The Effects of Block Size

w<sub>7</sub> w<sub>8</sub>

- Big blocks are good
  - » Fewer first time misses
  - » Exploits spatial locality
- Small blocks are good
  - » Don't evict as much data when bringing in a new entry
  - » More likely that all items in the block will turn out to be useful

### Reads vs. Writes

- Caching is essentially making a copy of the data
- When you read, the copies still match when you're done
- When you write, the results must eventually propagate to both copies
  - » Especially at the lowest level of the hierarchy, which is in some sense the permanent copy

# Write-Through Caches

- Write all updates to both cache and memory
- Advantages
  - » The cache and the memory are always consistent
  - » Evicting a cache line is cheap because no data needs to be written out to memory at eviction
  - » Easy to implement
- Disadvantages
  - » Runs at memory speeds when writing (can use write buffer to reduce this problem)

# Write-Back Caches

- Write the update to the cache only. Write to memory only when cache block is evicted
- Advantage
  - » Runs at cache speed rather than memory speed
  - » Some writes never go all the way to memory
  - » When a whole block is written back, can use high bandwidth transfer

#### • Disadvantage

» complexity required to maintain consistency

# Dirty bit

• When evicting a block from a write-back cache, we could

» always write the block back to memory» write it back only if we changed it

- Caches use a "dirty bit" to mark if a line was changed
  - » the dirty bit is 0 when the block is loaded
  - » it is set to 1 if the block is modified
  - » when the line is evicted, it is written back only if the dirty bit is 1

# i-Cache and d-Cache

- There usually are two separate caches for instructions and data.
  - » Avoids structural hazards in pipelining
  - » The combined cache is twice as big but still has an access time of a small cache
  - » Allows both caches to operate in parallel, for twice the bandwidth

## Cache Line Replacement

- How do you decide which cache block to replace?
- If the cache is direct-mapped, it's easy » only one slot per index
- Otherwise, common strategies:
  - » Random
  - » Least Recently Used (LRU)

### LRU Implementations

- LRU is very difficult to implement for high degrees of associativity
- 4-way approximation:
  - » 1 bit to indicate least recently used pair
  - » 1 bit per pair to indicate least recently used item in this pair
- We will see this again at the operating system level

### Multi-Level Caches

- Use each level of the memory hierarchy as a cache over the next lowest level
- Inserting level 2 between levels 1 and 3 allows:
  - » level 1 to have a higher miss rate (so can be smaller and cheaper)
  - » level 3 to have a larger access time (so can be slower and cheaper)

# Summary: Classifying Caches

- Where can a block be placed? » Direct mapped, N-way Set or Fully associative
- How is a block found?
  - » Direct mapped: by index
  - » Set associative: by index and search
  - » Fully associative: by search
- What happens on a write access?
  - » Write-back or Write-through
- Which block should be replaced? » Random
  - » LRU (Least Recently Used)