Computer Instructions

CSE 410, Spring 2005 Computer Systems

http://www.cs.washington.edu/education/courses/410/05sp/



- Instructions are stored in main memory » each byte in memory has a number (an address)
- Program counter (PC) points to the next instruction
 - » <u>All MIPS instructions are 4 bytes long, and so</u> instruction addresses are always multiples of 4
- Program addresses are 32 bits long
 » 2³² = 4,294,967,296 = 4 GigaBytes (GB)



Instructions in memory

instruction addresses



Some common storage units

Note that a *byte* is 8 bits on almost all machines. The definition of *word* is less uniform (4 and 8 bytes are common today).

byte 8 half-word 16 word 32 double word 64 System organization so far instructions and data main memory 32-bit instructions System organization so far program counter increments by 4 registers functional units	unit	# bits		
word 32 double word 64 u u System organization so far instructions and data main memory 32-bit instructions registers	byte	8		
double word 64 double word 64 state state System organization so far data main memory 32-bit instructions registers	half-word	16		
System organization so far instructions and data main memory 32-bit instructions registers	word	32		
instructions and data main memory <u>32-bit</u> instructions registers	double word	64		
data main <u>32-bit</u> memory <u>instructions</u> registers				
	Syster	m or	ganizatio	on so far

Alignment

- An object in memory is "aligned" when its address is a multiple of its size
- Byte: always aligned
- Halfword: address is multiple of 2
- Word: address is multiple of 4
- Double word: address is multiple of 8
- Alignment simplifies load/store hardware

MIPS Registers

• 32 bits wide

- » 32 bits is 4 bytes
- » same as a word in memory
- » signed values from -2^{31} to $+2^{31}-1$
- » unsigned values from 0 to 2^{32} -1
- easy to access and manipulate
 - » 32 registers (not related to being 32 bits wide)
 - » on chip, so very fast to access

Register addresses

- 32 general purpose registers
- how many bits does it take to identify a register?
 - » 5 bits, because $2^5 = 32$
- 32 registers is a compromise selection
 - » more would require more bits to identify
 - » fewer would be harder to use efficiently

How are registers used?

- Many instructions use 3 registers
 - » 2 source registers
 - » 1 destination register
- For example
 - » add \$t1, \$a0, \$t0
 - add a0 and t0 and put result in t1
 - » add \$t1,\$zero,\$a0
 - move contents of a0 to t1 (t1 = 0 + a0)

Register numbers and names

number	name	usage		
0 zero		always returns 0		
1	at	reserved for use as assembler temporary		
2-3	v0, v1	values returned by procedures		
4-7	a0-a3	first few procedure arguments		
8-15, 24, 25	t0-t9	temps - can use without saving		
16-23	s0-s7	temps - must save before using		
26,27	k0, k1	reserved for kernel use - may change at any time		
28	gp	global pointer		
29	sp	stack pointer		
30	fp or s8	frame pointer		
31	ra	return address from procedure		

R-format instructions: 3 registers

- 32 bits available in the instruction
- 15 bits for the three 5-bit register numbers
- The remaining 17 bits are available for specifying the instruction
 - » 6-bit op code basic instruction identifier
 - » 5-bit shift amount
 - » 6-bit function code

Bits are just bits **R**-format fields • The bits mean whatever the designer says they op code | source 1 | source 2 dest shamt function mean when the ISA is defined 5 bits 5 bits 5 bits 5 bits 6 bits 6 bits • How many possible 3-register instructions are some common R-format instructions there? » arithmetic: add, sub, mult, div $2^{17} = 131.072$ » logical: and, or, sll, srl » includes all values of op code, shamt, function » comparison: **slt** (set on less than) • As the ISA develops over the years, the » jump through register: jr encoding tends to become less logical System organization again Transfer from memory to register Load instructions instructions and » word: lw rt, address data » half word: lh rt, address program counter lhu rt, address increments by 4 » byte: lb rt, address main 32-bit registers 32 bits wide lbu rt, address instructions 32 in n memory • signed load => sign bit is extended into the functional units upper bits of destination register implement instruction • unsigned load => 0 in upper bits of register

Transfer from register to memory

- Store instructions
 - » word: sw rt, address
 - » half word: sh rt, address
 - » byte: sb rt, address

I-format fields

op code	base reg	<pre>src/dest</pre>	offset or immediate value
6 bits	5 bits	5 bits	16 bits

- The contents of the base register and the offset value are added together to generate the address for the memory reference
- Can also use the 16 bits to specify an immediate value, rather than an address

The "address" term

- There is one basic addressing mode: offset + base register value
- Offset is 16 bits (± 32 KB)
- Load word pointed to by s0, add t1, store
 - lw
 \$t0,0(\$s0)

 add
 \$t0,\$t0,\$t1

 sw
 \$t0,0(\$s0)

Instructions and Data flow



The eye of the beholder

- Bit patterns have no inherent meaning
- A 32-bit word can be seen as
 - \gg a signed integer (± 2 Billion)
 - » an unsigned integer or address pointer (0 to 4B)
 - » a single precision floating point number
 - » four 1-byte characters
 - » an instruction

Data in memory- big endian

Big endian - most significant bits are in byte 0 of the word

:	:	:	÷	:
12				
8				
4	01	23	45	67
0				

0



 $3 \leftarrow$ byte offsets 2 1

Big-endian, little-endian

- A 32-bit word in memory is 4 bytes long
- but which byte is which address?
- Consider the 32-bit number 0x01234567
 - » four bytes: 01, 23, 45, 67
 - » most significant bits are 0x01
 - » least significant bits are 0x67

Data in memory-little endian

Little endian - least significant bits are in byte 0 of the word



byte #	contents
7	01
6	23
5	45
4	67

2	1	0	←	byte offsets
---	---	---	---	--------------