Caches

CSE 410 - Computer Systems October 24, 2001

Readings and References

- Reading
 - Sections 7.1, 7.2, 7.3, Computer Organization & Design, Patterson and Hennessy
- · Other References
 - Chapter 4, Caches for MIPS, See MIPS Run, D. Sweetman

Oct-2001 CSE 410 - Caches

The Quest for Speed - Memory

- If all memory accesses (IF/lw/sw) accessed main memory, programs would run 20 times slower
- · And it's getting worse
 - $-\ processors\ speed\ up\ by\ 50\%\ annually$
 - memory accesses speed up by 9% annually
 - it's becoming harder and harder to keep these processors fed

24-Oct-2001 CSE 410 - Caches 3

A Solution: Memory Hierarchy

• Keep <u>copies</u> of the active data in the small, fast, expensive storage fast, small, expensive storage

• Keep <u>all</u> data in the big, slow, cheap storage

slow, large, cheap storage

24-Oct-2001 CSE 410 - Caches 4

Memory Hierarchy

Memory Level	Fabrication Tech	Access Time (ns)	Typ. Size (bytes)	\$/MB
Registers	Registers	< 0.5	256	1000
L1 Cache	SRAM	2	8K	100
L2 Cache	SRAM	10	1M	100
Memory	DRAM	50	128M	0.75
Disk	Magnetic Disk	10M	32G	0.0035

24-Oct-2001 CSE 410 - Caches 5

What is a Cache?

- A cache allows for fast accesses to a subset of a larger data store
- Your web browser's cache gives you fast access to pages you visited recently
 - faster because it's stored locally
 - subset because the web won't fit on your disk
- The memory cache gives the processor fast access to memory that it used recently
 - faster because it's located on the CPU chip


-Oct-2001 CSE 410 - Caches 6

Locality of reference

- Temporal locality nearness in time
 - Data being accessed now will probably be accessed again soon
 - Useful data tends to continue to be useful
- Spatial locality nearness in address
 - Data near the data being accessed now will probably be needed soon
 - Useful data is often accessed sequentially

24-Oct-2001

CSE 410 - Caches



Cache Terminology

- · Hit and Miss
 - the data item is in the cache or the data item is not in the cache
- · Hit rate and Miss rate
 - the percentage of references that the data item is in the cache or not in the cache
- Hit time and Miss time
 - the time required to access data in the cache (cache access time) and the time required to access data not in the cache (memory access time)

24-Oct-2001

CSE 410 - Caches

Effective Access Time



aka, Average Memory Access Time (AMAT)

24-Oct-2001 CSE 410 - Caches 10

Cache Contents

- When do we put something in the cache?
 - when it is used for the first time
- When do we take something out of the cache?
 - when we need the space in the cache for some other entry
 - all of memory won't fit on the CPU chip so not every location in memory can be cached

24-Oct-2001 CSE 410 - Caches 11

Fully Associative Cache

- In a fully associative cache,
 - any memory word can be placed in any cache line
 - each cache line stores an address and a data value
 - accesses are slow (but not as slow as you would think)

Address	Valid	Value
0010100	Y	0x0000001
0000100	N	0x09D91D11
0100100	Y	0x00000410
0101100	Y	0x00012D10
0001100	N	0x00000005
1101100	Y	0x0349A291
0100000	Y	0x000123A8
1111100	N	0x00000200

13

24-Oct-2001

CSE 410 - Caches

Direct Mapped Caches

- Fully associative caches are too slow
- With direct mapped caches the address of the item determines where in the cache to store it
 - In our example, the lower five bits of the address dictate the location of the cache entry
 - The lowest two bits are the byte offset within the word

4-Oct-2001 CSE 410 - Caches 14

Direct Mapped Cache

Index	Address	Valid	Value
$000_2 = 0$	11 <u>000</u> 00	Y	0x0000001
001 ₂ = 1	10 <u>001</u> 00	N	0x09D91D11
010 ₂ = 2	01 <u>010</u> 00	Y	0x00000410
011 ₂ = 3	00 <u>011</u> 00	Y	0x00012D10
$100_2 = 4$	10 <u>100</u> 00	N	0x00000005
101 ₂ = 5	11 <u>101</u> 00	Y	0x0349A291
110 ₂ = 6	00 <u>110</u> 00	Y	0x000123A8
111, = 7	1011100	N	0×00000200

24-Oct-2001

CSE 410 - Caches

Address Tags

- A *tag* is a label for a cache entry indicating where it came from
 - The upper bits of the data item's address

7 bit Address				
1011101				
Tag (2) Index (3) Byte Offset (2)				
10 111		01		

24-Oct-2001 CSE 410 - Caches 16

Cache with Address Tag

Index	Tag	Valid	Value
$000_2 = 0$	11	Y	0x00000001
$001_2 = 1$	10	N	0x09D91D11
$010_2 = 2$	01	Y	0x00000410
011 ₂ = 3	0.0	Y	0x00012D10
$100_2 = 4$	10	N	0x00000005
1012 = 5	11	Y	0x0349A291
1102 = 6	0.0	Y	0x000123A8
1112 = 7	10	N	0x00000200

24-Oct-2001

CSE 410 - Caches

17

N-way Set Associative Caches

- Direct mapped caches cannot store more than one address with the same index
- If two addresses collide, then you have to kick one of them out
- 2-way associative caches can store two different addresses with the same index
 - 3-way, 4-way and 8-way set associative designs too
- Reduces misses due to conflicts
- · Larger sets imply slower accesses

Oct-2001 CSE 410 - Caches 18


2-way Set Associative Cache

Index	Tag	Valid	Value	Tag	Valid	Value
000	11	Y	0x00000001	00	Y	0x00000002
001	10	N	0x09D91D11	10	N	0x0000003B
010	01	Y	0x00000410	11	Y	0x000000CF
011	0.0	Y	0x00012D10	10	N	0x000000A2
100	10	N	0x00000005	11	N	0x00000333
101	11	Y	0x0349A291	10	Y	0x00003333
110	00	Y	0x000123A8	01	Y	0x0000C002
111	10	N	0x00000200	10	N	0x00000005
				•		

CSE 410 - Caches

19

24-Oct-2001




Spatial Locality

- Using the cache improves performance by taking advantage of temporal locality
 - When a word in memory is accessed it is loaded into cache memory
 - It is then available quickly if it is needed again soon
- This does nothing for spatial locality

24-Oct-2001 CSE 410 - Caches 21

Memory Blocks

- Divide memory into blocks
- If any word in a block is accessed, then load an entire block into the cache



Address Tags Revisited

- A cache block size > 1 word requires the address to be divided differently
- Instead of a byte offset into a word, we need a byte offset into the block
- Assuming we had 10-bit addresses, and 4 words in a block...

	10 bit Address				
	0101100111				
Т	ag (3)	Index (3)	Block Offset (4)		
	010	110	0111		
1.0-4.2001	Out 2001 CSE 410 Cookes				

The Effects of Block Size

- · Big blocks are good
 - Fewer first time misses
 - Exploits spatial locality
- · Small blocks are good
 - Don't evict so much other data when bringing in a new entry
 - More likely that all items in the block will turn out to be useful

24-Oct-2001 CSE 410 - Caches 24

Reads vs. Writes

- Caching is essentially making a copy of the data
- When you read, the copies still match when you're done
- When you write, the results must eventually propagate to both copies
 - Especially at the lowest level, which is in some sense the permanent copy

4-Oct-2001 CSE 410 - Caches

Write-Through Caches

- Write all updates to both cache and memory
- Advantages
 - The cache and the memory are always consistent
 - Evicting a cache line is cheap because no data needs to be written out to memory at eviction
 - Easy to implement
- · Disadvantages
 - Runs at memory speeds when writing (can use write buffer to reduce this problem)

Oct-2001 CSE 410 - Caches

Write-Back Caches

- Write the update to the cache only. Write to memory only when cache block is evicted
- Advantage
 - Runs at cache speed rather than memory speed
 - Some writes never go all the way to memory
 - When a whole block is written back, can use high bandwidth transfer
- Disadvantage
 - complexity required to maintain consistency

24-Oct-2001 CSE 410 - Caches 2

Dirty bit

- When evicting a block from a write-back cache, we could
 - always write the block back to memory
 - write it back only if we changed it
- Caches use a "dirty bit" to mark if a line was changed
 - the dirty bit is 0 when the block is loaded
 - it is set to 1 if the block is modified
 - when the line is evicted, it is written back only if the dirty bit is 1

24-Oct-2001 CSE 410 - Caches

i-Cache and d-Cache

- There usually are two separate caches for instructions and data.
 - Avoids structural hazards in pipelining
 - The combined cache is twice as big but still has an access time of a small cache
 - Allows both caches to operate in parallel, for twice the bandwidth

24-Oct-2001 CSE 410 - Caches 29

Cache Line Replacement

- How do you decide which cache block to replace?
- If the cache is direct-mapped, it's easy
 - only one slot per index
- Otherwise, common strategies:
 - Random
 - Least Recently Used (LRU)

t-2001 CSE 410 - Caches 30

LRU Implementations

- LRU is very difficult to implement for high degrees of associativity
- 4-way approximation:
 - 1 bit to indicate least recently used pair
 - 1 bit per pair to indicate least recently used item in this pair

31

• We will see this again at the operating system level

CSE 410 - Caches

Multi-Level Caches

- Use each level of the memory hierarchy as a cache over the next lowest level
- Inserting level 2 between levels 1 and 3
 - level 1 to have a higher miss rate (so can be smaller and cheaper)
 - level 3 to have a larger access time (so can be slower and cheaper)

32

Cache Comparisons Alpha 21164 MIPS R10000 Pentium Pro UltraSparc 1 32KB 8KB 16KB 2-way (LRU) 4-way pseudo 2-way 64B block 32B block 32B block MIPS R10000 Pentium Pro UltraSparc 1 32KB 8KB 16KB 2-way (LRU) 2-way direct-mapped

L1 8KB i-Cache direct-mapped 32B block Alpha 21164 L1 8KB d-Cache direct-mapped 32B block 32B block 32B block 32B block Alpha 21164 Pentium Pro L2 96KB 256KB unified 3-way 4-wav Cache 64B block 32B block on chip same package

Summary: Classifying Caches

- Where can a block be placed?
 - Direct mapped, N-way Set or Fully associative
- · How is a block found?
 - Direct mapped: by index
 - Set associative: by index and search
 - Fully associative: by search
- What happens on a write access?
 - Write-back or Write-through
- Which block should be replaced?
 - Random
 - LRU (Least Recently Used) CSE 410 - Caches

24-Oct-2001

34