# Computer Instructions 

CSE 410 - Computer Systems
October 3, 2001

## Readings and References

- Reading
- Sections 3.1-3.4, Patterson and Hennessy, Computer Organization \& Design
- Other References
- D Sweetman, See MIPS Run, Morgan Kauffman, Publishers
- section 8.5 , Instruction encoding
- section 11.6, Endianess


## A very simple organization



## Instructions in main memory

- Instructions are stored in main memory
- Program counter (PC) points to the next instruction
- All MIPS instructions are 4 bytes long, and so instruction addresses are always multiples of 4
- Program addresses are 32 bits
$-2^{32}=4,294,967,296=4$ GigaBytes $(G B)$


## Instructions in memory

instruction addresses

| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ |
| :---: | :---: | :---: | :---: | :---: |
| 20 |  |  |  |  |
| 16 |  |  |  |  |
| 12 |  |  |  |  |
| 8 |  |  |  |  |
| 4 | instruction value |  |  |  |
| 0 | instruction value |  |  |  |

## Some common storage units



## Alignment

- An object in memory is "aligned" when its address is a multiple of its size
- Byte: always aligned
- Halfword: address is multiple of 2
- Word: address is multiple of 4
- Double word: address is multiple of 8
- Alignment simplifies load/store hardware


## System organization so far



## Registers

- 32 bits wide
- 32 bits is 4 bytes
- same as a word in memory
- signed values from $-2^{31}$ to $+2^{31}-1$
- unsigned values from 0 to $2^{32-1}$
- easy to access and manipulate
- on chip, so very fast to access
- 32 registers, so easy to address


## Register addresses

- 32 general purpose registers
- how many bits does it take to identify a register?
-5 bits, because $2^{5}=32$
- 32 registers is a compromise selection
- more would require more bits to identify
- fewer would be harder to use efficiently


## Register numbers and names

| number | name | usage |
| :---: | :---: | :--- |
| 0 | zero | always returns 0 |
| 1 | at | reserved for use as assembler temporary |
| $2-3$ | v0, v1 | values returned by procedures |
| $4-7$ | a0-a3 | first few procedure arguments |
| $8-15,24,25$ | t0-t9 | temps - can use without saving |
| $16-23$ | $\mathbf{s 0 - s 7}$ | temps - must save before using |
| 26,27 | $\mathbf{k 0 ,} \mathbf{k 1}$ | reserved for kernel use - may change at any time |
| 28 | gp | global pointer |
| 29 | $\mathbf{s p}$ | stack pointer |
| 30 | fp or $\mathbf{s 8}$ | frame pointer |
| 31 | ra | return address from procedure |

## How are registers used?

- Many instructions use 3 registers
- 2 source registers
- 1 destination register
- For example
- add \$t1, \$a0, \$t0
- add a0 and t0 and put result in t 1
- add \$t1, \$zero, \$a0
- move contents of a0 to $\mathrm{t} 1(\mathrm{t} 1=0+\mathrm{a} 0)$


## R-format instructions: 3 registers

- 32 bits available in the instruction
- 15 bits for the 5-bit register numbers
- The remaining 17 bits are available for specifying the instruction
- 6-bit op code - basic instruction identifier
-5-bit shift amount
- 6-bit function code


## R-format fields

| op code | source 1 | source 2 | dest | shamt | function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |

- some common R-format instructions
- arithmetic: add, sub, mult, div
- logical: and, or, sll, srl
- comparison: slt (set on less than)
- jump through register: jr


## Bits are just bits

- The bits mean whatever the designer says they mean when the ISA is defined
- How many possible 3-register instructions are there?
$-2^{17}=131,072$
- includes all values of op code, shamt, function
- As the ISA develops over the years, the encoding tends to become less logical


## System organization again



## Transfer from memory to register

- Load instructions
- word: lw rt, address
-half word: lh rt, address lhu rt, address
- byte: lb rt, address
lbu rt, address
- signed load => sign bit is extended into the upper bits of destination register
- unsigned load => 0 in upper bits of register


# Transfer from register to memory 

- Store instructions
- word: sw rt, address
-half word: sh rt, address
- byte: sb rt, address


## The "address" term

- There is one basic addressing mode: offset + base register value
- Offset is 16 bits ( $\pm 32 \mathrm{~KB}$ )
- Load word pointed to by s0, add t1, store
lw $\quad \$ \mathrm{tO}, 0(\$ \mathrm{~s} 0)$
add $\$ t 0, \$ t 0, \$ t 1$
sw $\quad \$ \mathrm{t} 0,0(\$ \mathrm{~s} 0)$


## I-format fields

| op code | base reg | src/dest | offset or immediate value |
| :---: | :---: | :---: | :---: |
| 6 bits | 5 bits | 5 bits | 16 bits |

- The contents of the base register and the offset value are added together to generate the address for the memory reference
- Can also use the 16 bits to specify an immediate value, rather than an address


## Instructions and Data flow



## The eye of the beholder

- Bit patterns have no inherent meaning
- A 32-bit word can be seen as
- a signed integer ( $\pm 2$ Billion)
- an unsigned integer or address pointer ( 0 to 4B)
- a single precision floating point number
- four 1-byte characters
- an instruction


## Big-endian, little-endian

- A 32-bit word in memory is 4 bytes long
- but which byte is which address?
- Consider the 32-bit number 0x01234567
- four bytes: 01, 23, 45, 67
- most significant bits are 0x01
- least significant bits are 0x67


## Data in memory- big endian

Big endian - most significant bits are in byte 0 of the word

| $\vdots$ | $\vdots$ | : | $\vdots$ | ! | $\begin{array}{\|c\|} \hline \text { byte \# } \\ \hline 7 \end{array}$ | $\begin{array}{\|c\|} \hline \text { contents } \\ \hline 67 \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
| 12 |  |  |  |  | 6 | 45 |
| 8 |  |  |  |  | 5 | 23 |
| 4 | 01 | 23 | 45 | 67 | 4 | 01 |
|  |  |  |  |  |  |  |
| -oct-2001 |  | 1 | 2 | 3 | offset |  |
|  |  |  | CSE 4 | Compu |  |  |

## Data in memory- little endian

Little endian - least significant bits are in byte 0 of the word


## Unsigned binary numbers

- Each bit represents a power of 2
- For unsigned numbers in a fixed width field
- the minimum value is 0
- the maximum value is $2^{\mathrm{n}}-1$, where n is the number of bits in the field
- Fixed field widths determine many limits
-5 bits $=32$ possible values $\left(2^{5}=32\right)$
-10 bits $=1024$ possible values $\left(2^{10}=1024\right)$


## Binary, Hex, and Decimal

| $\begin{gathered} 0 \\ \stackrel{0}{N} \\ N \\ { }_{c}^{\infty} \\ N \end{gathered}$ | $\stackrel{\infty}{N}$ <br>  <br> $\stackrel{1}{n}$ <br> $\sim$ | $\begin{aligned} & \text { +6 } \\ & \text { !! } \\ & \stackrel{11}{*} \end{aligned}$ | $\begin{gathered} \text { N } \\ \text { ill } \\ \sim \end{gathered}$ | $\begin{aligned} & 6 \\ & \text { II } \\ & \underset{\sim}{n} \end{aligned}$ | $\stackrel{\infty}{\text { ı }}$ | $\stackrel{H}{\text { II }}$ | $\stackrel{N}{\text { II }}$ | $\stackrel{\sim}{\text { N1 }}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\mathrm{Hex}_{16}$ | Decimal ${ }_{10}$ |
|  |  |  |  |  |  |  | 1 | 1 | 0x3 | 3 |
|  |  |  |  |  | 1 | 0 | 0 | 1 | 0x9 | 9 |
|  |  |  |  |  | 1 | 0 | 1 | 0 | 0xA | 10 |
|  |  |  |  |  | 1 | 1 | 1 | 1 | 0xF | 15 |
|  |  |  |  | 1 | 0 | 0 | 0 | 0 | 0×10 | 16 |
|  |  |  |  | 1 | 1 | 1 | 1 | 1 | 0×1F | 31 |
|  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0×7F | 127 |
|  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 xFF | 255 |

