### Computer Instructions

CSE 410 - Computer Systems
October 3, 2001

### Readings and References


#### Reading

Sections 3.1-3.4, Patterson and Hennessy, Computer Organization
 & Design

#### Other References

- D Sweetman, See MIPS Run, Morgan Kauffman, Publishers
  - section 8.5, Instruction encoding
  - section 11.6, Endianess

### A very simple organization



### Instructions in main memory

- Instructions are stored in main memory
- Program counter (PC) points to the next instruction
  - All MIPS instructions are 4 bytes long, and so instruction addresses are always multiples of 4
- Program addresses are 32 bits
  - $-2^{32} = 4,294,967,296 = 4$  GigaBytes (GB)

# Instructions in memory

instruction addresses

:	:	<b>:</b>	<b>:</b>	:		
20						
16						
12						
8						
4	in	struct	ion val	Lue		
0	instruction value					


## Some common storage units

unit	# bits	
byte	8	
half-word	16	
word	32	
double word	64	

### Alignment

- An object in memory is "aligned" when its address is a multiple of its size
- Byte: always aligned
- Halfword: address is multiple of 2
- Word: address is multiple of 4
- Double word: address is multiple of 8
- Alignment simplifies load/store hardware

### System organization so far



### Registers

- 32 bits wide
  - 32 bits is 4 bytes
  - same as a word in memory
  - signed values from  $-2^{31}$  to  $+2^{31}$ -1
  - unsigned values from 0 to  $2^{32}$ -1
- easy to access and manipulate
  - on chip, so very fast to access
  - 32 registers, so easy to address

### Register addresses

- 32 general purpose registers
- how many bits does it take to identify a register?
  - -5 bits, because  $2^5 = 32$
- 32 registers is a compromise selection
  - more would require more bits to identify
  - fewer would be harder to use efficiently

## Register numbers and names

number	name	usage		
0	zero	always returns 0		
1	at	reserved for use as assembler temporary		
2-3	v0, v1	values returned by procedures		
4-7	a0-a3	first few procedure arguments		
8-15, 24, 25	t0-t9	temps - can use without saving		
16-23	s0-s7	temps - must save before using		
26,27	k0, k1	reserved for kernel use - may change at any time		
28	gp	global pointer		
29	sp	stack pointer		
30	fp or s8	frame pointer		
31	ra	return address from procedure		

## How are registers used?

- Many instructions use 3 registers
  - 2 source registers
  - 1 destination register
- For example
  - add \$t1, \$a0, \$t0
    - add a0 and t0 and put result in t1
  - add \$t1,\$zero,\$a0
    - move contents of a0 to t1 (t1 = 0 + a0)

## R-format instructions: 3 registers

- 32 bits available in the instruction
- 15 bits for the 5-bit register numbers
- The remaining 17 bits are available for specifying the instruction
  - 6-bit op code basic instruction identifier
  - 5-bit shift amount
  - 6-bit function code

#### R-format fields

op code	source 1	source 2	dest	shamt	function
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- some common R-format instructions
  - arithmetic: add, sub, mult, div
  - logical: and, or, sll, srl
  - comparison: slt (set on less than)
  - jump through register: **jr**

### Bits are just bits

- The bits mean whatever the designer says they mean when the ISA is defined
- How many possible 3-register instructions are there?
  - $-2^{17} = 131,072$
  - includes all values of op code, shamt, function
- As the ISA develops over the years, the encoding tends to become less logical

## System organization again

instructions and data program counter increments by 4 main registers 32 bits wide 32 in number 32-bit instructions memory functional units implement instructions

## Transfer from memory to register

Load instructions

```
- word: lw rt, address
- half word: lh rt, address
lhu rt, address
- byte: lb rt, address
lbu rt, address
```

- signed load => sign bit is extended into the upper bits of destination register
- unsigned load => 0 in upper bits of register

### Transfer from register to memory

• Store instructions

```
- word: sw rt, address
```

```
- half word: sh rt, address
```

- byte: sb rt, address

#### The "address" term

- There is one basic addressing mode: offset + base register value
- Offset is 16 bits (± 32 KB)
- Load word pointed to by s0, add t1, store

```
lw $t0,0($s0)
add $t0,$t0,$t1
sw $t0,0($s0)
```

### I-format fields

op codebase regsrc/destoffset or immediate value6 bits5 bits5 bits

- The contents of the base register and the offset value are added together to generate the address for the memory reference
- Can also use the 16 bits to specify an immediate value, rather than an address

#### Instructions and Data flow

instructions and data program counter increments by 4 main registers  $\frac{32}{32}$  bits wide  $\frac{32}{32}$  in number instructions and data memory functional units implement instructions

### The eye of the beholder

- Bit patterns have no inherent meaning
- A 32-bit word can be seen as
  - a signed integer (± 2 Billion)
  - an unsigned integer or address pointer (0 to 4B)
  - a single precision floating point number
  - four 1-byte characters
  - an instruction

### Big-endian, little-endian

- A 32-bit word in memory is 4 bytes long
- but which byte is which address?
- Consider the 32-bit number 0x01234567
  - four bytes: 01, 23, 45, 67
  - most significant bits are 0x01
  - least significant bits are 0x67

# Data in memory- big endian

Big endian - most significant bits are in byte 0 of the word

:	:	:	•	:
12			 	
8				
4	01	23	45	67
0				

byte #	contents		
7	67		
6	45 23		
5			
4	01		

← byte offsets

### Data in memory- little endian

Little endian - least significant bits are in byte 0 of the word

•	:	:	:	:
12				
8				
4	01	23	45	67
0				

byte #	contents		
7	01		
6	23		
5	45		
4	67		

← byte offsets

### Unsigned binary numbers

- Each bit represents a power of 2
- For unsigned numbers in a fixed width field
  - the minimum value is 0
  - the maximum value is 2<sup>n</sup>-1, where n is the number of bits in the field
- Fixed field widths determine many limits
  - -5 bits = 32 possible values ( $2^5 = 32$ )
  - $-10 \text{ bits} = 1024 \text{ possible values } (2^{10} = 1024)$

# Binary, Hex, and Decimal

2 <sup>8</sup> =256	27=128	2 <sup>6</sup> =64	2 <sup>5</sup> =32	$2^{4}=16$	2 <sub>3</sub> =8	$2^2 = 4$	$2^{1}=2$	2°=1	$oxed{Hex_{16}}$	$ exttt{Decimal}_{10}$
	•	i ' '	i ' '	1	•	i 1	i ' ' i		11CX <sub>16</sub>	Decimar <sub>10</sub>
		1 1 1 1	1 1 1 1	1 1 1 1		1 1 1 1	1	1	0x3	3
		1 1 1 1 1	1 1 1 1 1	1 1 1 1 1	1	0	0	1	0x9	9
		1 	1 	 	1	0	1	0	0xA	10
		 	 	 	1	1	1	1	0xF	15
		         	         	1	0	0	0	0	0x10	16
		1 1 1 1 1	1 1 1 1 1	1	1	1	1	1	0x1F	31
		1	1	1	1	1	1	1	0x7F	127
	1	1	1	1	1	1	1	1	0xFF	255