Combinational logic

- Switches, basic logic and truth tables, logic functions
- Algebraic expressions to gates
- Mapping to different gates
- Discrete logic gate components (used in labs 1 and 2)
- Canonical forms
- Regular logic: multiplexers, decoders, LUTs and FPGAs

Switches: basic element of physical implementations

Implementing a simple circuit:



close switch (if A is "1" or asserted) and turn on light bulb (Z)



open switch (if A is "0" or unasserted) and turn off light bulb (Z)

Switches (cont'd)

Compose switches into more complex ones (Boolean functions):



Transistor networks

- Modern digital systems are designed in CMOS technology
 - MOS stands for Metal-Oxide on Semiconductor
 - C is for complementary because there are both normally-open and normally-closed switches
- MOS transistors act as voltage-controlled switches
 - □ similar, though easier to work with than relays.

Most digital logic is CMOS



Multi-input logic gates

- CMOS logic gates are inverting
 - Easy to implement NAND, NOR, NOT while AND, OR, and Buffer are harder



Claude Shannon – 1938





Possible logic functions of two variables

There are 16 possible functions of 2 input variables:
 in general, there are 2**(2**n) functions of n inputs



Proving theorems (perfect induction)

Using perfect induction (complete truth table):

• e.g., de Morgan's:

 $(X + Y)' = X' \bullet Y'$ NOR is equivalent to AND with inputs complemented

 $(X \bullet Y)' = X' + Y'$ NAND is equivalent to OR with inputs complemented

From Boolean expressions to logic gates



From Boolean expressions to logic gates (cont'd)

NAND

NOR

XOR





0

 $X \underline{xor} Y = X Y' + X' Y$ X or Y but not both ("inequality", "difference")

X xnor Y = X Y + X' Y'X and Y are the same ("equality", "coincidence")

Canonical forms

- Truth table is the unique signature of a Boolean function
- The same truth table can have many gate realizations
 - we've seen this already
 - depends on how good we are at Boolean simplification
- Canonical forms
 - standard forms for a Boolean expression
 - we all come up with the same expression

Sum-of-products canonical forms

- Also known as disjunctive normal form
- Also known as minterm expansion



Product-of-sums canonical form

- Also known as conjunctive normal form
- Also known as maxterm expansion



F' = (A + B + C') (A + B' + C') (A' + B + C') (A' + B' + C) (A' + B' + C')

Four alternative two-level implementations of F = AB + C



	Transistors (NOT = 2)	Delay (approx) (NOT = 1)	Hazards
F1	5 3-input NANDs 1 5-input NAND 5*6 + 1*10 = 40	^{2 levels} 3^2 + 5^2 = 34	yes
F2	2 2-input NANDs 2*4 = 8	2 levels 2^2 + 2^2 = 8	no
F3	4 3-input NANDs 4*6 = 24	2 levels 3^2 + 3^2 = 18	yes
F4	3 2-input NANDs 3*4 = 12	2 levels 2^2 + 2^2 = 8	no

Waveforms for the four alternatives

- Waveform: just a sideways truth table
 - but note how edges don't line up exactly
 - □ it takes time for a gate to switch its output!
- Waveforms are essentially identical
 - except for timing hazards (glitches)
 - delays almost identical (modeled as a delay per level, not type of gate or number of inputs to gate)



Mapping truth tables to logic gates



Which realization is best?

Reduce number of inputs

- fewer literals (input variables) means less transistors -> smaller circuits
- □ fewer inputs implies faster gates -> gates are smaller and thus also faster
- □ fan-ins (# of gate inputs) are limited in some technologies
- Reduce number of gates
 - fewer gates (and the packages they come in) means smaller circuits
- Reduce number of levels of gates
 - fewer level of gates implies reduced signal propagation delays
- How do we explore tradeoffs?
 - automated tools to generate synthesize solutions -> mostly good

Random logic gates

- Transistors quickly integrated into logic gates (1960s)
- Catalog of common gates (1970s)
 - Texas Instruments Logic Data Book the yellow "bible"
 - all common packages listed and characterized (delays, power)
 - typical packages:
 - in 14-pin IC: 6-inverters, 4 NAND gates, 4 XOR gates
- Today, very few of these parts are still in use
- However, parts libraries exist for chip design
 - designers reuse already characterized logic gates on chips
 - □ same reasons as before
 - difference is that the parts don't exist in physical inventory created as needed

Mapping truth tables to logic gates

Given a truth table:

- Write the Boolean expression
- Minimize the Boolean expression
- Draw as gates
- Map to available gates
- Determine number of packages and their connections





CSE390C - II - Combinational Logic



Random logic

- Too hard to figure out exactly what gates to use
 - map from logic to NAND/NOR networks
 - determine minimum number of packages
 - slight changes to logic function could decrease cost
- Changes too difficult to realize
 - need to rewire parts
 - may need new parts
 - design with spares (few extra inverters and gates on every board)
- Need higher levels of integration to keep costs down
 - cost directly related to number of devices and their pins

Regular logic

- Need to make design faster
- Need to make engineering changes easier to make
- Simpler for designers to understand and map to functionality
 - harder to think in terms of specific gates
 - easier to think in terms of larger multi-purpose blocks

Making connections

- Direct point-to-point connections using wires
- Route one of many inputs to a single output --- multiplexer
- Route a single input to one of many outputs --- demultiplexer



Mux and demux (cont'd)

Uses of multiplexers/demultiplexers in multi-point connections



Multiplexers/selectors

- Multiplexers/selectors: general concept
 - □ 2ⁿ data inputs, n control inputs (called "selects"), 1 output
 - □ used to connect 2ⁿ points to a single point
 - control signal pattern forms binary index of input connected to output
 I I A Z



Multiplexers/selectors (cont'd)

In general:
$$Z = \Sigma_{k=0}^{2^{\prime\prime}-1}(m_k I_k)$$

□ in minterm shorthand form for a 2ⁿ:1 Mux







Gate level implementation of muxes



Multiplexers as general-purpose logic

- A 2ⁿ:1 multiplexer can implement any function of n variables
 - with the variables used as control inputs and
 - the data inputs tied to 0 or 1
 - □ in essence, a lookup table (LUT), basis of FPGAs



$$\begin{split} Z = A'B'C'I_0 + A'B'CI_1 + A'BC'I_2 + A'BCI_3 + \\ AB'C'I_4 + AB'CI_5 + ABC'I_6 + ABCI_7 \end{split}$$

Cascading multiplexers

Large multiplexers can be made by cascading smaller ones



control signals B and C simultaneously choose one of I0, I1, I2, I3 and one of I4, I5, I6, I7

control signal A chooses which of the upper or lower mux's output to gate to Z



Multiplexers as general-purpose logic (cont'd)

A 2ⁿ⁻¹:1 multiplexer can implement any function of n variables
 with n-1 variables used as control inputs and
 the data inputs tied to the last variable or its complement

• Example:

F(A,B,C) = m0 + m2 + m6 + m7= A'B'C' + A'BC' + ABC' + ABC = A'B'(C') + A'B(C') + AB'(0) + AB(1)



Demultiplexers/decoders

- Decoders/demultiplexers: general concept
 - □ single data input, n control inputs, 2ⁿ outputs
 - control inputs (called "selects" (S)) represent binary index of output to which the input is connected
 - data input usually called "enable" (G)

1:2 Decoder:	3:8 Decoder:
$OO = G \bullet S'$	$OO = G \bullet S2' \bullet S1' \bullet S0'$
$O1 = G \bullet S$	$O1 = G \bullet S2' \bullet S1' \bullet S0$
	$O2 = G \cdot S2' \cdot S1 \cdot S0'$
2:4 Decoder:	$O3 = G \bullet S2' \bullet S1 \bullet S0$
$O0 = G \bullet S1' \bullet S0'$	$O4 = G \cdot S2 \cdot S1' \cdot S0'$
$O1 = G \bullet S1' \bullet S0$	$O5 = G \bullet S2 \bullet S1' \bullet S0$
$O2 = G \cdot S1 \cdot S0'$	$O6 = G \cdot S2 \cdot S1 \cdot S0'$
$O3 = G \bullet S1 \bullet S0$	$O7 = G \cdot S2 \cdot S1 \cdot S0$

Gate level implementation of demultiplexers









Demultiplexers as general-purpose logic

- A n:2ⁿ decoder can implement any function of n variables
 - with the variables used as control inputs
 - the enable inputs tied to 1 and
 - the appropriate minterms summed to form the function



demultiplexer generates appropriate minterm based on control signals (it "decodes" control signals) Demultiplexers as general-purpose logic (cont'd)

F1 = A'BC'D + A'B'CD + ABCDF2 = ABC'D' + ABC0 →A'B'C'D' ■ F3 = (A' + B' + C' + D') →A'B'C'D 1 2 →A'B'CD' - F1 3 →A'B'CD 4 →A'BC'D' 5 →A'BC'D 6 →A'BCD' 7 →A'BCD 4:16 Enable 8 →AB'C'D' DEC F2 9 →AB'C'D 10 ►AB'CD' 11 →AB'CD 12 →ABC'D' 13 →ABC'D 14 →ABCD' - F3 15 ►ABCD ABCD

Cascading decoders

