

slides created by Marty Stepp, modified by Jessica Miller and Ruth Anderson http://www.cs.washineton.edu/390a/

# **Motivation**

- single-file programs do not work well when code gets large
  - compilation can be slow
- hard to collaborate between multiple programmers
   more cumbersome to edit
- larger programs are split into multiple files
  - each file represents a partial program or module
  - modules can be compiled separately or together
  - a module can be shared between multiple programs
- but now we have to deal with all these files just to build our program...





# Header files (.h)

- header : A C file whose only purpose is to be #included (#include is like java import statement)
  - generally a filename with the . h extension
  - holds shared variables, types, and function declarations
  - similar to a java interface: contains function declarations but not implementations

### • key ideas:

- every name.c intended to be a module (not a stand alone program) has a name.h
- name.h declares all global functions/data of the module
- other .c files that want to <u>use</u> the module will #include name.h

# **Compiling large programs**

• Compiling *multi-file* programs repeatedly is cumbersome:

- \$ gcc -o myprogram file1.c file2.c file3.c
- Retyping the above command is wasteful:
- for the developer (so much typing)
- for the compiler (may not need to recompile all; save them as .o)
- Improvements:
  - use up-arrow or history to re-type compilation command for you
  - use an alias or shell script to recompile everything
  - use a system for compilation/build management, such as make

### make

- make : A utility for automatically compiling ("building") executables and libraries from source code.
  - a very basic compilation manager
  - often used for C programs, but not language-specific
  - primitive, but still widely used due to familiarity, simplicity
  - similar programs: ant, maven, IDEs (Eclipse), ...
- Makefile : A script file that defines rules for what must be compiled and how to compile it.
  - Makefiles describe which files depend on which others, and how to create / compile / build / update each file in the system as needed.

# Dependencies dependency : When a file relies on the contents of another. can be displayed as a *dependency graph*to build main.o, we need data.h, main.c, and io.h if any of those files is updated, we must rebuild main.o if main.o is updated, we must update project1

.h .c

.h

# make Exercise

- figlet : program for displaying large ASCII text (like banner).
   <u>http://freecode.com/projects/figlet</u>
- Download a piece of software and compile it with make:
   download .tar.gz file
  - un-tar it
  - (optional) look at README file to see how to compile it
  - (sometimes) run./configure
    - for cross-platform programs; sets up make for our operating system
  - run make to compile the program
  - execute the program

# Makefile rule syntax target : source1 source2 ... sourceN

command command .... • source1 through sourceN are the dependencies for building target • Make will execute the commands in order Example: myprogram : file1.c file2.c file3.c gcc -o myprogram file1.c file2.c file3.c this is a tab THIS IS NOT spaces!! • The command line must be indented by a single tab • not by spaces; NOT BY SPACES! SPACES WILL NOT WORK!

## **Running** make

### \$ make *target*

- uses the file named Makefile in current directory
- Finds a <u>rule</u> in Makefile for building target and follows it
  - if the *target* file does not exist, or if it is older than any of its *sources*, its *commands* will be executed

### variations:

- \$ make
- builds the *first* target in the Makefile
- \$ make -f makefilename
- \$ make -f makefilename target
- uses a makefile other than Makefile

# Making a Makefile

Exercise: Create a basic Makefile to build {hello.c, file2.c, file3.c}
 Basic works, but is wasteful. What happens if we change file2.c?
 everything is recompiled. On a large project, this could be a huge waste



# Making a Makefile

Exercise: Create a basic Makefile to build {hello.c, file2.c, file3.c}
 Basic works, but is wasteful. What happens if we change file2.c?
 everything is recompiled. On a large project, this could be a huge waste

 Augment the makefile to make use of precompiled object files and dependencies

• by adding additional targets, we can avoid unnecessary re-compilation

# Rules with no dependencies

myprog: file1.0 file2.0 file3.0
 gcc -0 myprog file1.0 file2.0 file3.0

clean:

rm file1.o file2.o file3.o myprog

- make assumes that a rule's command will build/create its target
  - but if your rule does not actually create its target, the target will still not exist the next time, so the rule will <u>always</u> execute its commands (e.g. clean above)
  - make clean is a convention for removing all compiled files

# Rules with no commands

### all: myprog myprog2

```
myprog: file1.o file2.o file3.o
    gcc -o myprog file1.o file2.o file3.o
myprog2: file4.c
    gcc -o myprog2 file4.c
...
```

• all rule has no commands, but depends on myprog and myprog2

- typing make all will ensure that myprog, myprog2 are up to date
- all rule often put first, so that typing make will build everything
   Exercise: add "clean" and "all" rules to our hello Makefile

# Variables

(declare)

(use)

```
NAME = value
$(NAME)
```

Example Makefile:

```
OBJFILES = file1.o file2.o file3.o
PROGRAM = myprog
```

\$(PROGRAM): \$(OBJFILES)
gcc -0 \$(PROGRAM) \$(OBJFILES)

```
clean:
```

```
rm $(OBJFILES) $(PROGRAM)
```

variables make it easier to change one option throughout the file
also makes the makefile more reusable for another project

# More variables

Example Makefile:

OBJFILES = file1.o file2.o file3.o PROGRAM = myprog CC = gcc CCFLAGS = -g -Wall

\$(PROGRAM): \$(OBJFILES) \$(CC) \$(CCFLAGS) -0 \$(PROGRAM) \$(OBJFILES)

many makefiles create variables for the compiler, flags, etc.
this can be overkill, but you will see it "out there"







• But, this is still a simplistic feature. Ant is a commonly used build tool for Java programs giving many more build options.





- Running ant (assuming build.xml in current directory):
- \$ ant *targetname*

# Ant Example

```
<mkdir dir="build/classes"/>
    <javac srcdir="src" destdir="build/classes"/>
    </target>
</project>
```

# Automated Build Systems

- Fairly essential for any large programming project
  - Why? Shell scripts instead? What are these tools aiming to do?
  - Is timestamping the right approach for determining "recompile"?
  - What about dependency determination?
  - What features would you want from an automated build tool?
  - Should "building" your program also involve non-syntactic checking?
     Ant can run JUnit tests...