

This is closed book, closed notes, closed calculator and closed neighbor.



Name \_\_\_\_\_

# Do Not Open The Test Until Told To Do So

## MIPS Reference Data

①



### CORE INSTRUCTION SET

NAME	MNE-MON-FOR-IC	MAT	OPERATION (in Verilog)	OPCODE/FUNCT (Hex)
Add	add	R	$R[rd] = R[rs] + R[rt]$	(1) 0 / 20 <sub>hex</sub>
Add Immediate	addi	I	$R[rt] = R[rs] + \text{SignExtImm}$	(1)(2) 8 <sub>hex</sub>
Add Imm. Unsigned	addiu	I	$R[rt] = R[rs] + \text{SignExtImm}$	(2) 9 <sub>hex</sub>
Add Unsigned	addu	R	$R[rd] = R[rs] + R[rt]$	0 / 21 <sub>hex</sub>
And	and	R	$R[rd] = R[rs] \& R[rt]$	0 / 24 <sub>hex</sub>
And Immediate	andi	I	$R[rt] = R[rs] \& \text{ZeroExtImm}$	(3) c <sub>hex</sub>
Branch On Equal	beq	I	$\text{if}(R[rs] == R[rt])$ $PC = PC + 4 + \text{BranchAddr}$	(4) 4 <sub>hex</sub>
Branch On Not Equal	bne	I	$\text{if}(R[rs] != R[rt])$ $PC = PC + 4 + \text{BranchAddr}$	(4) 5 <sub>hex</sub>
Jump	j	J	$PC = \text{JumpAddr}$	(5) 2 <sub>hex</sub>
Jump And Link	jal	J	$R[31] = PC + 4; PC = \text{JumpAddr}$	(5) 3 <sub>hex</sub>
Jump Register	jr	R	$PC = R[rs]$	0 / 08 <sub>hex</sub>
Load Byte Unsigned	lbu	I	$R[rt] = \{24'b0, M[R[rs] + \text{SignExtImm}]\}(7:0)$	(2) 0 / 24 <sub>hex</sub>
Load Halfword Unsigned	lhu	I	$R[rt] = \{16'b0, M[R[rs] + \text{SignExtImm}]\}(15:0)$	(2) 0 / 25 <sub>hex</sub>
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$	f <sub>hex</sub>
Load Word	lw	I	$R[rt] = M[R[rs] + \text{SignExtImm}]$	(2) 0 / 23 <sub>hex</sub>
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$	0 / 27 <sub>hex</sub>
Or	or	R	$R[rd] = R[rs] \mid R[rt]$	0 / 25 <sub>hex</sub>
Or Immediate	ori	I	$R[rt] = R[rs] \mid \text{ZeroExtImm}$	(3) d <sub>hex</sub>
Set Less Than	slt	R	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	0 / 28 <sub>hex</sub>
Set Less Than Imm.	slti	I	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	(2) a <sub>hex</sub>
Set Less Than Imm. Unsigned	sltiu	I	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	(2)(6) b <sub>hex</sub>
Set Less Than Unsigned	sltu	R	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	(6) 0 / 2b <sub>hex</sub>
Shift Left Logical	sll	R	$R[rd] = R[rs] \ll \text{shamt}$	0 / 00 <sub>hex</sub>
Shift Right Logical	srl	R	$R[rd] = R[rs] \gg \text{shamt}$	0 / 02 <sub>hex</sub>
Store Byte	sb	I	$M[R[rs] + \text{SignExtImm}](7:0) = R[rt](7:0)$	(2) 28 <sub>hex</sub>
Store Halfword	sh	I	$M[R[rs] + \text{SignExtImm}](15:0) = R[rt](15:0)$	(2) 29 <sub>hex</sub>
Store Word	sw	I	$M[R[rs] + \text{SignExtImm}] = R[rt]$	(2) 2b <sub>hex</sub>
Subtract	sub	R	$R[rd] = R[rs] - R[rt]$	(1) 0 / 22 <sub>hex</sub>
Subtract Unsigned	subu	R	$R[rd] = R[rs] - R[rt]$	0 / 23 <sub>hex</sub>

(1) May cause overflow exception  
 (2) SignExtImm = { 16{immediate[15]}, immediate }  
 (3) ZeroExtImm = { 16{1b'0}, immediate }  
 (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }  
 (5) JumpAddr = { PC[31:28], address, 2'b0 }  
 (6) Operands considered unsigned numbers (vs. 2's comp.)

### BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
	31	26-25	21-20	16-15	11-10	6-5
I	opcode	rs	rt	immediate		
	31	26-25	21-20	16-15		
J	opcode	address				
	31	26-25				

### ARITHMETIC CORE INSTRUCTION SET

②

NAME	MNE-MON-FOR-IC	MAT	OPERATION	OPCODE/FUNCT (Hex)
Branch On FP True	bc1t	FI	$\text{if}(FPcond)PC = PC + 4 + \text{BranchAddr}$	(4) 11/8/1--
Branch On FP False	bc1f	FI	$\text{if}(!FPcond)PC = PC + 4 + \text{BranchAddr}$	(4) 11/8/0/--
Divide	div	R	$Lo = R[rs] / R[rt]; Hi = R[rs] \% R[rt]$	0/--/--1a
Divide Unsigned	divu	R	$Lo = R[rs] / R[rt]; Hi = R[rs] \% R[rt]$	(6) 0/--/--1b
FP Add Single	add.s	FR	$F[fd] = F[fs] + F[ft]$	11/10/--0
FP Add Double	add.d	FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} + \{F[ft], F[ft+1]\}$	11/11/--0
FP Compare Single	c.x.s*	FR	$FPcond = (F[fs] op F[ft]) ? 1 : 0$	11/10/--y
FP Compare Double	c.x.d*	FR	$FPcond = ((F[fs], F[fs+1]) op (F[ft], F[ft+1])) ? 1 : 0$	11/11/--y
* (x is eq, lt, or le) (op is ==, <, or <=) (y is 32, 3c, or 3e)				
FP Divide Single	div.s	FR	$F[fd] = F[fs] / F[ft]$	11/10/--3
FP Divide Double	div.d	FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} / \{F[ft], F[ft+1]\}$	11/11/--3
FP Multiply Single	mul.s	FR	$F[fd] = F[fs] * F[ft]$	11/10/--2
FP Multiply Double	mul.d	FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} * \{F[ft], F[ft+1]\}$	11/11/--2
FP Subtract Single	sub.s	FR	$F[fd] = F[fs] - F[ft]$	11/10/--1
FP Subtract Double	sub.d	FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} - \{F[ft], F[ft+1]\}$	11/11/--1
Load FP Single	lwc1	I	$F[rt] = M[R[rs] + \text{SignExtImm}]$	(2) 31/--/--0
Load FP Double	ldc1	I	$F[rt] = M[R[rs] + \text{SignExtImm}]; F[rt+1] = M[R[rs] + \text{SignExtImm} + 4]$	(2) 35/--/--0
Move From Hi	mhi	R	$R[rd] = Hi$	0/--/--10
Move From Lo	mlo	R	$R[rd] = Lo$	0/--/--12
Move From Control	mfc0	R	$R[rd] = CR[rs]$	16/0/--0
Multiply	mult	R	$\{Hi, Lo\} = R[rs] * R[rt]$	0/--/--18
Multiply Unsigned	multu	R	$\{Hi, Lo\} = R[rs] * R[rt]$	(6) 0/--/--19
Store FP Single	swc1	I	$M[R[rs] + \text{SignExtImm}] = F[rt]$	(2) 39/--/--0
Store FP Double	sdc1	I	$M[R[rs] + \text{SignExtImm}] = F[rt]; M[R[rs] + \text{SignExtImm} + 4] = F[rt+1]$	(2) 3d/--/--0

### FLOATING POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31	26-25	21-20	16-15	11-10	6-5
FI	opcode	fmt	ft	immediate		
	31	26-25	21-20	16-15		

### PSEUDO INSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	$\text{if}(R[rs] < R[rt]) PC = \text{Label}$
Branch Greater Than	bgt	$\text{if}(R[rs] > R[rt]) PC = \text{Label}$
Branch Less Than or Equal	bltle	$\text{if}(R[rs] <= R[rt]) PC = \text{Label}$
Branch Greater Than or Equal	bgtge	$\text{if}(R[rs] >= R[rt]) PC = \text{Label}$
Load Immediate	li	$R[rd] = \text{immediate}$
Move	move	$R[rd] = R[rs]$

### REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

# Final Exam – CSE378 Autumn 2009

Snyder

1. [15 points] Assuming a   64 MB *Physical Address Space*  
                                  1 GB *Virtual Address Space*  
                                  2 KB *Page Size*

answer the following. *If you do not have enough information, say “Not Enough Info”.*

- a)    How many **bits** are needed to specify the Page Offset?
  
- b)    How many **bits** are needed to specify the Physical Page Number?
  
- c)    How many **bits** are needed to specify the Virtual Page Number?
  
- d)    How many TLB **entries** (total)?
  
- e)    How many Page Table **entries** (total)?

2. [12 points] Assuming a  
                  32-bit addresses (virtual and physical)  
                  1 KB Page size  
                  4 KB, 2-way set-associative, write through cache, LRU replacement  
                  (the cache holds 4 KB total of data, do not count other fields in this count)  
                  64 Byte cache block (line) size  
                  8-entry fully associative TLB

Answer the following. *If you do not have enough information, say “Not Enough Info”.*

- a) Number of *bits* needed to specify **byte offset** in the cache line: \_\_\_\_\_
  
- b) **Total** number of *blocks* (lines) in the cache: \_\_\_\_\_
  
- c) Number of *bits* needed to specify the **index**: \_\_\_\_\_
  
- d) Number of *bits* needed to specify the **tag**: \_\_\_\_\_

3. [5 points] Engineers will double the size of the cache in Question 2 to 8K because they believe the cache doesn't take advantage of all of the **spatial locality** in programs. Of the quantities describing the cache – 32, 1K, [4K], 2, 64, 8, which one (circle it) besides 4K should be doubled to improve the cache's spatial locality characteristics? Say why you chose that quantity:



7. [9 points] Given the accompanying (portion of) a page table for a computer with the parameters:

*Virtual addresses: 32 bits*

*Page Size: 8K bytes*

*PTE Size: 4 bytes*

and a (1 level) page table with base address of 0x0002c000, find the physical address for the virtual address: 0x0000a642

You **MUST** show your work.

0x0002c028	10ur	0x53d1e
0x0002c024	0	xxxxxxxxxx
0x0002c020	10ur	0x12020
0x0002c01c	10urc	0x53d1d
0x0002c018	10ur	0x53d1c
0x0002c014	10urw	0x530c0
0x0002c010	10ur	0x12022
0x0002c00c	10urw	0x12021

VPN:

PTE:

Phy Addr:

8. [8 points] Assuming a fully associative TLB, give the entry resulting from the translation in Question 7. (It might be smart to label the fields as well as filling them in.)

--	--	--	--


9. [12 points] Write MIPS assembly code to push four words onto the stack and fill them all with 0xdeadbeef. Comment your code.

10. [8 points] We did not study MIPS floating point format, but you know how MIPS integer instructions work, so using the green card (front page) infer the answers to these questions:

- R-type floating point instructions (FR) are like R-type integer instructions because they all have the same opcode bits, which is \_\_\_\_\_ in hex.
- R-type floating point is also like R-type integer instructions because the actual operation is given in by FUNCT bits, so float mul is \_\_\_\_\_ in hex.
- The format – single or double precision – is also given in the instruction, e.g. double precision has the \_\_\_\_\_ field with hex value \_\_\_\_\_.
- The arrangement of registers differs in R-type floating point compared to R-type integer, so 010001 10000 00000 01000 00100 00010 is the instruction

[**Note:** In your answer use the right opcode (see green card), give registers in decimal (as usual) and for the grader subscript register numbers with “s”, “d” or “t”; registers can be listed in give in any order.]

11. [8 points] For the following instructions (and using the pipeline diagram as an aid)




answer

- which instructions contribute to *filling* the pipeline?  
Give opcodes: \_\_\_\_\_
- Under normal operation some pipeline stages of some instructions perform no useful operation; circle stages, if any, that are no-ops for the instructions shown.
- list the registers, if any, that are involved in data hazard(s)

12. [5 points] The computer from Company I has a CPI of 1.5 on the programs of a benchmark suite, and the (binary compatible) computer from Company A has a CPI of 1.25 on the same suite. If A is coming out with a 2 GHz version, how fast does the Company I machine have to be to match its performance? [No Calculators ... simply specify an equation or other unevaluated expression that answers the question.]

13. [5 points] Use the following “forwarding” diagram for the next 2 questions.




- a. To implement the instruction sequence in the given pipeline, register 2 must be forwarded. Using an arrow of the form  $\bullet \longrightarrow$  show the required forwarding by putting the circle on the source register and putting the arrow point on the target wire.
- b. If the machine had **no** forwarding how many no-op instructions would a compiler have to insert to fix this data reference problem? Circle one:
- 0    1    2    3    4    5    6    7    8

14. [6 points] The forwarding unit discovers that

```
MEM/WB.MemRead == 1
&& EX/MEM.MemWrite == 1
&& EX/MEM.RegisterRs == MEM/WB.RegisterRt
```

is true. Highlight in color the lines in the figure that implement the necessary forwarding.



[Suggestion for partial credit: Say what forwarding your lines are implementing.]


15. [6 points] Stalls in the pipeline are implemented by not updating the contents of the pipeline register, i.e. the “left side doesn’t advance to the right side” of the register. Name the pipeline registers that *must* be stalled for

a) Instruction address TLB miss: \_\_\_\_\_

b) 1w L1 cache miss: \_\_\_\_\_

c) sw L1 + L2 cache miss: \_\_\_\_\_

16. [4 points] The accompanying diagram shows the final design for the PC of our pipelined machine. State the meaning of the three inputs to the MUX (the order is unimportant in your answer):



a. \_\_\_\_\_

b. \_\_\_\_\_

c. \_\_\_\_\_

\_\_\_\_\_ Work Space Below \_\_\_\_\_

Extra Credit [2 points] What is the strangest term in CS? \_\_\_\_\_

**OPCODES, BASE CONVERSION, ASCII SYMBOLS**

MIPS opcode (31:26)	(1) MIPS funct (5:0)	(2) MIPS funct (5:0)	Binary	Decimal	Hexa-decimal	ASCII Character	Decimal	Hexa-decimal	ASCII Character
(1)	slil	addi	00 0000	0	0	NUL	64	40	@
	subi	subi	00 0001	1	1	SOH	65	41	A
	srli	mul	00 0010	2	2	STX	66	42	B
	srai	div	00 0011	3	3	ETX	67	43	C
	beq	srli	00 0100	4	4	EOT	68	44	D
	bne	abs	00 0101	5	5	ENQ	69	45	E
	blez	srli	00 0110	6	6	ACK	70	46	F
	bgez	srav	00 0111	7	7	BEL	71	47	G
	addi	jr	00 1000	8	8	BS	72	48	H
	addiu	jalr	00 1001	9	9	HT	73	49	I
	slli	movz	00 1010	10	a	LF	74	4a	J
	slliu	movn	00 1011	11	b	VT	75	4b	K
	andi	syscall	00 1100	12	c	FF	76	4c	L
	ori	break	00 1101	13	d	CR	77	4d	M
	xori	movz	00 1110	14	e	SO	78	4e	N
	lui	sync	00 1111	15	f	SI	79	4f	O
(2)									
	mflr	round.w	01 0000	16	10	DLE	80	50	P
	mtbr	trunc.w	01 0001	17	11	DC1	81	51	Q
	mflc	ceil.w	01 0010	18	12	DC2	82	52	R
	mtlc	floor.w	01 0011	19	13	DC3	83	53	S
			01 0100	20	14	DC4	84	54	T
			01 0101	21	15	NAK	85	55	U
			01 0110	22	16	SYN	86	56	V
			01 0111	23	17	ETB	87	57	W
	mult		01 1000	24	18	CAN	88	58	X
	multu		01 1001	25	19	EM	89	59	Y
	div		01 1010	26	1a	SUB	90	5a	Z
	divu		01 1011	27	1b	ESC	91	5b	[
			01 1100	28	1c	FS	92	5c	\
			01 1101	29	1d	GS	93	5d	]
			01 1110	30	1e	RS	94	5e	^
			01 1111	31	1f	US	95	5f	_
	lbu	cvt.s/f	10 0000	32	20	Space	96	60	`
	lhu	cvt.d/f	10 0001	33	21	!	97	61	a
	lwl		10 0010	34	22	"	98	62	b
	lwr		10 0011	35	23	#	99	63	c
	lbu	cvt.w/f	10 0100	36	24	\$	100	64	d
	lhu		10 0101	37	25	%	101	65	e
	lwr		10 0110	38	26	&	102	66	f
	lwr		10 0111	39	27	'	103	67	g
	sb		10 1000	40	28	(	104	68	h
	sh		10 1001	41	29	)	105	69	i
	swl		10 1010	42	2a	*	106	6a	j
	sw		10 1011	43	2b	+	107	6b	k
			10 1100	44	2c	,	108	6c	l
			10 1101	45	2d	.	109	6d	m
	swr		10 1110	46	2e	:	110	6e	n
	cache		10 1111	47	2f	/	111	6f	o
	ll	c.r/f	11 0000	48	30	0	112	70	p
	lwc1	c.un/f	11 0001	49	31	1	113	71	q
	lwc2	c.ea/f	11 0010	50	32	2	114	72	r
	pref	c.una/f	11 0011	51	33	3	115	73	s
	ldc1	c.oia/f	11 0100	52	34	4	116	74	t
	ldc2	c.oia/f	11 0101	53	35	5	117	75	u
	ldc2	c.oia/f	11 0110	54	36	6	118	76	v
	ldc2	c.oia/f	11 0111	55	37	7	119	77	w
	sc	c.ae/f	11 1000	56	38	8	120	78	x
	swc1	c.ngia/f	11 1001	57	39	9	121	79	y
	swc2	c.sea/f	11 1010	58	3a	:	122	7a	z
		c.ngia/f	11 1011	59	3b	;	123	7b	{
		c.r/f	11 1100	60	3c	<	124	7c	
	sdcl	c.nga/f	11 1101	61	3d	=	125	7d	]
	sdcl	c.lie/f	11 1110	62	3e	>	126	7e	~
		c.nga/f	11 1111	63	3f	?	127	7f	DEL

(1) opcode(31:26) == 0  
 (2) opcode(31:26) == 17<sub>ten</sub> (11<sub>hex</sub>); if fmt(25:21) == 16<sub>ten</sub> (10<sub>hex</sub>) f = s (single);  
 if fmt(25:21) == 17<sub>ten</sub> (11<sub>hex</sub>) f = d (double)

**IEEE 754 FLOATING POINT STANDARD**

$$(-1)^S \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$$

where Single Precision Bias = 127,  
 Double Precision Bias = 1023.

**IEEE 754 Symbols**


Exponent	Fraction	Object
0	0	± 0
0	≠ 0	± Denorm
1 to MAX - 1	anything	± Fl. Pt. Num.
MAX	0	±∞
MAX	≠ 0	NaN

S.P. MAX = 255, D.P. MAX = 2047


**IEEE Single Precision and Double Precision Formats:**




**MEMORY ALLOCATION**




**STACK FRAME**



**DATA ALIGNMENT**



**EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS**



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE = Interrupt Enable

**EXCEPTION CODES**

Number	Name	Cause of Exception	Number	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
4	AdE	Address Error Exception (load or instruction fetch)	10	RI	Reserved Instruction Exception
5	AdES	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Exception

**SIZE PREFIXES (10<sup>6</sup> for Disk, Communication; 2<sup>x</sup> for Memory)**

SIZE	PRE-FIX	SIZE	PRE-FIX	SIZE	PRE-FIX	SIZE	PRE-FIX
10 <sup>3</sup> , 2 <sup>10</sup>	Kilo-	10 <sup>15</sup> , 2 <sup>50</sup>	Peta-	10 <sup>-3</sup>	milli-	10 <sup>-15</sup>	femto-
10 <sup>6</sup> , 2 <sup>20</sup>	Mega-	10 <sup>18</sup> , 2 <sup>60</sup>	Exa-	10 <sup>-6</sup>	micro-	10 <sup>-18</sup>	atto-
10 <sup>9</sup> , 2 <sup>30</sup>	Giga-	10 <sup>21</sup> , 2 <sup>70</sup>	Zetta-	10 <sup>-9</sup>	nano-	10 <sup>-21</sup>	zepto-
10 <sup>12</sup> , 2 <sup>40</sup>	Tera-	10 <sup>24</sup> , 2 <sup>80</sup>	Yotta-	10 <sup>-12</sup>	pico-	10 <sup>-24</sup>	yocto-

The symbol for each prefix is just its first letter, except μ is used for micro.