|
![]() |
![]() |
![]() |
![]() |
|
![]() |
|
Note: Links to lecture slides and other notes will be broken until we reach
that point in the course.
|
Week | Date | Content | Readings | Lecture Notes | Section Notes | |
---|---|---|---|---|---|---|
3rd Edition | 4th Edition | |||||
Introduction, MIPS | Chapters 1, 2.1-2.3 | Chapters 1.1-1.3, 1.7-1.10, 2.1-2.3 | [Slides] |
[Slides] |
||
Memory / Control | Chapter 2.1-2.3 | Chapter 2.1-2.3 | [Slides] [Annotated Slides] lecture02.s |
|||
Control | Chapter 2.6, 2.8 | Chapter 2.7, 2.9 | [Slides] [Annotated Slides] |
|||
Control / Strings & Pointers / Functions | Chapters 2.5, 2.7, A.5, A.6 (A.1-A.4 can be skimmed for now) | Chapters 2.6, 2.8, B.5, B.6 (B.1-B.4 can be skimmed) | [Slides] [Annotated Slides] |
SPIM Template Solution |
||
Procedures | No new slides | |||||
Machine Language | 2.4, 2.9 | 2.5, 2.10 | [Slides] [Annotated Slides] |
|||
No Class | |
|||||
Single Cycle MIPS Processor | 5.1-5.4 | 4.1-4.4 | Slides] [Annotated Slides] |
|||
Performance | 4.1-4.6 (skim 4.4 if low on time) | n/a | [Slides] [Annotated Slides] |
|||
Intro to Pipelining | 6.1 | 4.5 | [Slides] [Annotated Slides] |
|||
Pipelined Datapath and Control | 6.2, 6.3 | 4.6 | [Slides] [Annotated Slides] |
|||
Pipelining and Data Hazards | 6.1, 6.4 | 4.5, 4.7 | [Slides] [Annotated Slides] |
|||
Hazards, Branching | 6.1, 6.5-6.6 | 4.5, 4.7-4.8 | [Slides] [Annotated Slides] |
|||
Performance | 1.4, 1.8-1.9 | [Slides] [Annotated Slides] |
||||
Memory Hierarchy | 7.1-7.2 | 5.1-5.2 | [Slides] [Annotated Slides] |
|||
Caches | 7.3 | 5.3 | [Slides] [Annotated Slides] |
|||
Caches | No new slides | |||||
MIDTERM in class | |
|||||
No Class | |
|||||
Caches | [Slides] |
|||||
Caches | No new slides [Annotated Slides] |
|||||
Virtual Memory | 7.3-7.5 | 5.3-5.5 | [Slides] |
|||
Virtual Memory | 7.3-7.5 | 5.3-5.5 | No new slides [Annotated Slides] |
|||
Interrupts | 5.6, 6.8, 8.5 | 4.9, 6.6 | [Slides] [Annotated Slides] |
|||
I/O | 8.5 | 6.6 | [Slides] [Annotated Slides] |
|||
Buses, Storage | 8.4-8.6 | 6.5-6.7 | No new slides |
|||
Parallelism | [Slides] [Annotated Slides] |
|||||
Multicore Processors | No new slides |
|||||
Atomic Operations; wrapup | [Slides] |
|||||
no class | |
![]() |
Computer Science & Engineering University of Washington Box 352350 Seattle, WA 98195-2350 (206) 543-1695 voice, (206) 543-2969 FAX [comments to Perkins] |