



Lectures 17-18 - Today: - More caches









When started, the cache is empty and does not contain valid data.

We should account for this by adding a valid bit for each cache block.

When the system is initialized, all the valid bits are set to 0.

When data is loaded into a particular cache block, the corresponding valid bit is set to 1.


Walld Bit Tag Data address in cache block to compare the compared by the corresponding valid bit is set to 1.

Walld Main memory address in cache block to compare the compared by the corresponding valid bit is set to 1.


So the cache contains more than just copies of the data in memory; it also has bits to help us find data within the cache and verify its validity.

What happens on a cache hit

- When the CPU tries to read from memory, the address will be sent to a
 - The lowest k bits of the address will index a block in the cache.
 - If the block is valid and the tag matches the upper (m-k) bits of the m-bit address, then that data will be sent to the CPU.
- Here is a diagram of a 32-bit memory address and a 2¹⁰-byte cache.



- Loading a block into the cache • After data is read from main memory, putting a copy of that data into the cache is straightforward.
 - The lowest k bits of the address specify a cache block.
 - The upper (m k) address bits are stored in the block's tag field.
 - The data from main memory is stored in the block's data field.
 - The valid bit is set to 1.



What if the cache fills up?

- Our third question was what to do if we run out of space in our cache, or if we need to reuse a block for a different memory address.
- We answered this question implicitly on the last page!
 - A miss causes a new block to be loaded into the cache, automatically overwriting any previously stored data.
 - This is a least recently used replacement policy, which assumes that older data is less likely to be requested than newer data.
- We'll see a few other policies next.

How big is the cache?

Suppose we have a byte-addressable machine with 16-bit addresses with a cache with the following characteristics:

- It is direct-mapped
- Each block holds one byte
- The cache index is the four least significant bits

- How many blocks does the cache hold?
- How many bits of storage are required to build the cache (e.g., for the data array, tags, etc.)?

How big is the cache?

For a byte-addressable machine with 16-bit addresses with a cache with the

- following characteristics: It is direct-mapped (as discussed last time)
- Each block holds one byte
- The cache index is the four least significant bits

How many blocks does the cache hold?

 How many bits of storage are required to build the cache (e.g., for the data array, tags, etc.)?

tag size = 12 bits (16 bit address - 4 bit index) (12 tag bits + 1 valid bit + 8 data bits) \times 16 blocks = 21 bits \times 16 = 336 bits

More cache organizations




Now we'll explore some alternate cache organizations

- How can we take advantage of spatial locality too?
- How can we reduce the number of potential conflicts?
- We'll first motivate it with a brief discussion about cache performance.

Memory System Performance

- To examine the performance of a memory system, we need to focus on a couple of important factors.
 - How long does it take to send data from the cache to the CPU?
 - How long does it take to copy data from memory into the cache?
- How often do we have to access main memory?
- There are names for all of these variables.
 The hit time is how long it takes data to be sent from the cache to the processor. This is usually
 - fast, on the order of 1-3 clock cycles.

 The miss penalty is the time to copy data from main memory to the cache. This often requires dozens of clock cycles (at least).
 - The miss rate is the percentage of misses.



13

Average memory access time

• The average memory access time, or AMAT, can then be computed.

AMAT = Hit time + (Miss rate × Miss penalty)

This is just averaging the amount of time for cache hits and the amount of time for cache misses.

- How can we improve the average memory access time of a system?
 - Obviously, a lower AMAT is better.
 - Miss penalties are usually much greater than hit times, so the best way to lower AMAT is to reduce the miss penalty or the miss rate.
- However, AMAT should only be used as a general guideline. Remember that execution time is still the best performance metric.

14

Performance example

 Assume that 33% of the instructions in a program are data accesses. The cache hit ratio is 97% and the hit time is one cycle, but the miss penalty is 20 cycles.

AMAT = Hit time + (Miss rate × Miss penalty) =

How can we reduce miss rate?

15

Performance example

 Assume data accesses only. The cache hit ratio is 97% and the hit time is one cycle, but the miss penalty is 20 cycles.


 $\begin{aligned} \mathsf{AMAT} &= \mathsf{Hit\,time} + (\mathsf{Miss\,rate} \times \mathsf{Miss\,penalty}) \\ &= 1 \, \mathsf{cycle} + (3\% \times 20 \, \mathsf{cycles}) \\ &= 1.6 \, \mathsf{cycles} \end{aligned}$

- If the cache was perfect and never missed, the AMAT would be one cycle.
 But even with just a 3% miss rate, the AMAT here increases 1.6 times!
- How can we reduce miss rate?


...

Spatial locality

- One-byte cache blocks don't take advantage of spatial locality, which
 predicts that an access to one address will be followed by an access to a
 nearby address.
- What can we do?




Now how can we figure out where data should be placed in the cache? It's time for block addresses! If the cache block size is 2° bytes, we can conceptually split the main memory into 2°-byte chunks too. To determine the block address of a byte address i, you can do the integer division | I / 2° | Block Address Ad



Data placement within a block

- When we access one byte of data in memory, we'll copy its entire block into the cache, to hopefully take advantage of spatial locality.
- In our example, if a program reads from byte address 12 we'll load all of memory block 6 (both addresses 12 and 13) into cache block 2.
- Note byte address 13 corresponds to the same memory block address! So a read from address 13 will also cause memory block 6 (addresses 12 and 13) to be loaded into cache block 2.
- To make things simpler, byte i of a memory block is always stored in byte i of the corresponding cache block.



21


Locating data in the cache


- Let's say we have a cache with 2^k blocks, each containing 2^n bytes.
- We can determine where a byte of data belongs in this cache by looking at its address in main memory.
 - -k bits of the address will select one of the 2^k cache blocks.
 - The lowest n bits are now a block offset that decides which of the 2ⁿ bytes in the cache block will store the data.


(m-k-n) bits k bits n-bit Block
m-bit Address Tag Index Offset


 Our example used a 2²-block cache with 2¹ bytes per block. Thus, memory address 13 (1101) would be stored in byte 1 of cache block 2.

1 bit 2 bits 1-bit Block
4-bit Address 1 10 1 → Offset









A larger example cache mapping

- Where would the byte from memory address 6146 be stored in this direct-mapped 2¹⁰-block cache with 2²-byte blocks?
- We can determine this with the binary force.
 - 6146 in binary is 00...01 1000 0000 00 10.
 - The lowest 2 bits, 10, mean this is the second byte in its block.
 - The next ${\color{red}10}$ bits, 1000000000, are the block number itself (512).
- Equivalently, you could use arithmetic instead.

 - The block offset is 6146 mod 4, which equals 2.
 The block address is 6146/4 = 1536, so the index is 1536 mod 1024, or 512.

Lecture 18 ~


- What is an index?
- What about offset?
- Today:
 - More cache organizations


What is cache block (or line)?

- - Dealing with writes
 Virtual memory

A larger diagram of a larger example cache mapping ... 1022 1023


What goes in the rest of that cache block? The other three bytes of that cache block come from the same memory block, whose addresses must all have the same index (1000000000) and the same tag (00...01). Mux








Disadvantage of direct mapping • The direct-mapped cache is easy: indices and offsets can be computed with bit operators or simple arithmetic, because each memory address belongs in exactly one block. Memory Address However, this isn't really flexible. If a program uses 0000 0001 addresses 2, 6, 2, 6, 2, ..., then each access will result in a cache miss and a load into cache block 2. 0100 0101 This cache has four blocks. but direct mapping might 0111 not let us use all of them. 1000 1001 1010 This can result in more misses than we might like. 1011 1100 1101 1110 1111 33


A fully associative cache • A fully associative cache permits data to be stored in any cache block, instead of forcing each memory address into one particular block. — When data is fetched from memory, it can be placed in any unused block of the cache. — This way we'll never have a conflict between two or more memory addresses which map to a single cache block. • In the previous example, we might put memory address 2 in cache block 2, and address 6 in block 3. Then subsequent repeated accesses to 2 and 6 would all be hits instead of misses. • If all the blocks are already in use, it's usually best to replace the least recently used one, assuming that if it hasn't used it in a while, it won't be needed again anytime soon.





























Larger block sizes can take advantage of spatial locality by loading data from not just one address, but also nearby addresses, into the cache. Associative caches assign each memory address to a particular set within the cache, but not to any specific block within that set. Set sizes range from 1 (direct-mapped) to 2^k (fully associative). Larger sets and higher associativity lead to fewer cache conflicts and lower miss rates, but they also increase the hardware cost. In practice, 2-way through 16-way set-associative caches strike a good balance between lower miss rates and higher costs. Next, we'll talk more about measuring cache performance, and also discuss the issue of writing data to a cache.

How would you find out the associativity?

Hmm, what about writes?