

Instruction Level Parallelism (ILP)

Preserve the sequential semantics of the ISA but...
try to execute as many instructions at once as
we can.


- Part 1: Scoreboarding
- Part 2: Tomasulo's Algorithm

But first, a word from our sponsor, floating point...

1

(IEEE 754) Floating Point Representation

$$(-1)^S \times F \times 2^E$$



0: Positive
1: Negative

127 bias

Leading '1' is implied,
but not represented

Key Points:

- Limited precision
- Limited range
- Distinct set of instructions
- Distinct set of registers
- Slow to operate on (relative to integers)


It's complicated

What does 0x00000000
represent?

How is 3.25 represented?

2


Floating Point and the Pipeline



The MIPS pipeline with floating-point functional units.

3

Pipelining the FP Units



4

New Problems

- Structural Hazards
 - FP divide takes many cycles, and is not pipelined
 - May need to write more than one register in a cycle
- Instructions may complete out of order
 - WAW (write-after-write) hazards are possible
 - “Precise exceptions” are more difficult to implement
- Longer pipelines may result in more difficulty dealing with RAW (read-after-write) dependences

Once we deal with those problems, a new problem is revealed:
can't keep all the functional units busy

5

Addressing the Problem

- Consider the following code fragment:

```
DIVD      F0, F2, F4
ADDD      F10, F0, F8
MULTD     F12, F8, F14
```

- What is the problem?
 - ADDD stalls due to RAW hazard
 - MULTD has no dependences, but is marooned behind ADDD
- In-order execution limits performance


6

Out of Order Execution

- Key idea: Allow **out-of-order execution**
DIVD F0, F2, F4
ADD F10, F0, F8
SUBD F12, F8, F14
- Leads to **out-of-order completion**
- The technique we'll look at: **scoreboarding**
 - **in-order issue**: All instructions pass through a single issue stage for scheduling
 - Dates to the CDC 6600 (1964)
- Remember that we need to preserve sequential semantics
 - Dependences (RAW, WAR, WAW) restrict legal parallelizations

7

Dynamic MIPS Datapath



8

Scoreboarding

- Data path now has two largely decoupled pieces:
 - IF fetches an instruction each cycle
 - » There is a small window (buffer) of already fetched instructions
 - » If issue stalls, the buffer fills
 - » When instructions complete, they leave the buffer
 - Scoreboarding: 4-stage execution
 - » Issue – check structural /WAW hazards (stall until clear)
 - » Read ops – check RAW (wait till operands ready, read regs)
 - » Execute – execute operation. Notify scoreboard when done
 - » Write – check for WAR (stall write until clear)

9

Dealing with Hazards


- Structural hazards
 - Obvious – desired EX unit must be free
- Data Hazards
 - More complex due to parallel multi-cycle EX units
 - RAW – delay operand fetch until producing instruction finishes register write back
 - WAW – issue only one instruction at a time for each destination register
 - WAR – delay write back until reading instruction has fetched the previous value

1. Issue
2. Read
3. Execute
4. Write

10

Example Code

```
LD    F6, 34(R2)
LD    F2, 45(R3)
MULTD F0, F2, F4
SUBD  F8, F6, F2
DIVD  F10, F0, F6
ADDD  F6, F8, F2
```



11

Four Stages of Scoreboard Control

1. Issue—decode instructions & check for structural hazards

If a functional unit for the instruction is free and no other active instruction has the same destination register (**WAW**), then issue the instruction. **Otherwise, stall this and all following instructions.**

2 Read operands—wait until no flow dependences (**RAW**), then read operands from registers

No forwarding done. Why? Not as useful in this situation, as each functional unit writes a register as soon as the value is available.

3. Execution—operate on operands

4. Write result—finish execution

Must wait for earlier instructions to have read result register (**WAR**)

12

Scoreboard: 3 Tables + Rules

- Instruction status**—which of 4 steps the instruction is in
- Functional unit status**—Indicates the state of the functional unit (FU). 9 fields for each functional unit
 - Busy**—Indicates whether the unit is busy or not
 - Op**—Operation to perform in the unit (e.g., + or -)
 - Fi**—Destination register
 - Fj, Fk**—Source-register numbers
 - Qj, Qk**—Functional units producing source regs Fj, Fk
 - Rj, Rk**—Flags indicating if Fj, Fk are ready
- Register result status**—Indicates which functional unit will write each register.

13

Scoreboard Example

Instruction status				Read ExecutiWrite			
Instruction	j	k		Issue	operan	comple	Result
LD	F6	34+	R2				
LD	F2	45+	R3				
MULT	F0	F2	F4				
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Functional unit status		dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	Name	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer							
	Mult1							
	Mult2							
	Add							
	Divide							

Register result status		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock	FU									

14

Detailed Scoreboard Pipeline Control

Instruction status	Wait until	Bookkeeping
Issue	Not busy (FU) and not result(D)	$Busy(FU) \leftarrow yes; Op(FU) \leftarrow op;$ $Fi(FU) \leftarrow 'D'; Fj(FU) \leftarrow 'S1';$ $Fk(FU) \leftarrow 'S2'; Qj \leftarrow Result('S1');$ $Qk \leftarrow Result('S2'); Rj \leftarrow not Qj;$ $Rk \leftarrow not Qk; Result('D') \leftarrow FU;$
Read operands	Rj and Rk	$Rj \leftarrow No; Rk \leftarrow No$
Execution complete	Functional unit done	
Write result	$\forall f((Fj(f) \neq Fi(FU) \text{ or } Rj(f) = No) \&$ $(Fk(f) \neq Fi(FU) \text{ or } Rk(f) = No))$	$\forall f(\text{if } Qj(f) = FU \text{ then } Rj(f) \leftarrow Yes);$ $\forall f(\text{if } Qk(f) = FU \text{ then } Rj(f) \leftarrow Yes);$ $Result(Fi(FU)) \leftarrow 0; Busy(FU) \leftarrow No$

15

Scoreboard Example

- Assume 2 MULT, 1 DIV, 1 ADD/SUB FP units, plus 1 integer ALU
- EX stage timings:
 - Int ALU takes 1 cycle
 - FP adder takes 2 cycles
 - FP mult takes 10 cycles
 - FP div takes 40 cycles

16

Scoreboard Example

<u>Instruction status</u>			Read	Executi	Write	
Instruction	j	k	Issue	operan	comple	Result
LD	F6	34+	R2			
LD	F2	45+	R3			
MULT	F0	F2	F4			
SUBD	F8	F6	F2			
DIVD	F10	F0	F6			
ADDDF6	F8	F2				

<u>Functional unit status</u>		dest	S1	S2	FU for j	FU for k	Fj?	Fk?		
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

<u>Register result status</u>		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock	FU									

17

Scoreboard Example Cycle 1

<u>Instruction status</u>			Read	Executi	Write	
Instruction	j	k	Issue	operan	comple	Result
LD	F6	34+	R2	1		
LD	F2	45+	R3			
MULT	F0	F2	F4			
SUBD	F8	F6	F2			
DIVD	F10	F0	F6			
ADDDF6	F8	F2				

<u>Functional unit status</u>		dest	S1	S2	FU for j	FU for k	Fj?	Fk?		
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	Yes	Load	F6		R2				Yes
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

<u>Register result status</u>		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock	FU									
1	Integer									

18

Scoreboard Example Cycle 2

<u>Instruction status</u>				Read	Execu	Write
Instruction	<i>j</i>	<i>k</i>		Issue	operat	compl Result
LD	F6	34+	R2	1	2	
LD	F2	45+	R3			
MUL	F0	F2	F4			
SUB	F8	F6	F2			
DIV	F10	F0	F6			
ADD	F6	F8	F2			

<u>Functional unit status</u>		dest	S1	S2	FU for	FU for Fj?	Fk?			
Tim	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	Yes	Load	F6		R2				No
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

<u>Register result status</u>		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock	2	FU Integer								

- Issue 2nd LD?

19

Scoreboard Example Cycle 3

<u>Instruction status</u>				Read	Execu	Write
Instruction	<i>j</i>	<i>k</i>		Issue	operat	compl Result
LD	F6	34+	R2	1	2	3
LD	F2	45+	R3			
MUL	F0	F2	F4			
SUB	F8	F6	F2			
DIV	F10	F0	F6			
ADD	F6	F8	F2			

<u>Functional unit status</u>		dest	S1	S2	FU for	FU for Fj?	Fk?			
Tim	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	Yes	Load	F6		R2				No
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

<u>Register result status</u>		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock	3	FU Integer								

- Issue MULT?

20

Scoreboard Example Cycle 4

<u>Instruction status</u>				Read	Execu	Write
Instruction	<i>j</i>	<i>k</i>		Issue	operat	compl Result
LD	F6	34+	R2	1	2	3 4
LD	F2	45+	R3			
MUL	F0	F2	F4			
SUB	F8	F6	F2			
DIV	F10	F0	F6			
ADD	F6	F8	F2			

<u>Functional unit status</u>		dest	S1	S2	FU for	FU for	Fj?	Fk?
Tim:Name	Busy Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	Yes	Load	F6					No
Mult1	No			R2				
Mult2	No							
Add	No							
Divide	No							

<u>Register result status</u>		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock	4	FU Integer								

21

Scoreboard Example Cycle 5

<u>Instruction status</u>				Read	Execu	Write
Instruction	<i>j</i>	<i>k</i>		Issue	operat	compl Result
LD	F6	34+	R2	1	2	3 4
LD	F2	45+	R3	5		
MUL	F0	F2	F4			
SUB	F8	F6	F2			
DIV	F10	F0	F6			
ADD	F6	F8	F2			

<u>Functional unit status</u>		dest	S1	S2	FU for	FU for	Fj?	Fk?
Tim:Name	Busy Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	Yes	Load	F2					Yes
Mult1	No			R3				
Mult2	No							
Add	No							
Divide	No							

<u>Register result status</u>		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock	5	FU Integer								

22

Scoreboard Example Cycle 6

Instruction status				Read Exec Write			
Instruction	j	k	Issue	operat	compl	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6		
MUL	F0	F2	F4	6			
SUB	F8	F6	F2				
DIV	F10	F0	F6				
ADD	F6	F8	F2				

Functional unit status		dest	S1	S2	FU for	FU for Fj?	Fk?		
Time	Name	Busy Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	Yes	Load	F2		R3			No
	Mult1	Yes	Mult	F0	F2	F4	Integer	No	Yes
	Mult2	No							
	Add	No							
	Divide	No							

Register result status		F0	F2	F4	F6	F8	F10	F12	...	F30	
Clock	6	FU: Mult Integer									

23

Scoreboard Example Cycle 7

Instruction status				Read Exec Write			
Instruction	j	k	Issue	operat	compl	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	
MUL	F0	F2	F4	6			
SUB	F8	F6	F2	7			
DIV	F10	F0	F6				
ADD	F6	F8	F2				

Functional unit status		dest	S1	S2	FU for	FU for Fj?	Fk?		
Time	Name	Busy Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	Yes	Load	F2		R3			No
	Mult1	Yes	Mult	F0	F2	F4	Integer	No	Yes
	Mult2	No							
	Add	Yes	Sub	F8	F6	F2	Integer	Yes	No
	Divide	No							

Register result status		F0	F2	F4	F6	F8	F10	F12	...	F30	
Clock	7	FU: Mult Integer Add									

- Read multiply operands?

24

Scoreboard Example Cycle 8a

Instruction status				Read	Execu	Write	
Instruction	j	k		Issue	operan	comple	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	
MUL	F0	F2	F4	6			
SUB	F8	F6	F2	7			
DIV	F10	F0	F6	8			
ADD	F6	F8	F2				

Functional unit status		dest	S1	S2	FU for j	FU for k	Fj?	Fk?		
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer		Yes	Load	F2		F3				No
Mult1		Yes	Mult	F0	F2	F4	Integer		No	Yes
Mult2		No								
Add		Yes	Sub	F8	F6	F2			Integer	Yes
Divide		Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock										
8	FU	Mult1	Integer			Add	Divide			

25

Scoreboard Example Cycle 8b

Instruction status				Read	Executi	Write	
Instruction	j	k		Issue	operan	comple	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULT	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

Functional unit status		dest	S1	S2	FU for j	FU for k	Fj?	Fk?		
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer		No								
Mult1		Yes	Mult	F0	F2	F4			Yes	Yes
Mult2		No								
Add		Yes	Sub	F8	F6	F2			Yes	Yes
Divide		Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock										
8	FU	Mult1				Add	Divide			

26

Scoreboard Example Cycle 9

Instruction status		Read	Execu	Write
Instruction	j k	Issue	operat	compl Result
LD	F6 34+ R2	1	2	3 4
LD	F2 45+ R3	5	6	7 8
MUL	F0 F2 F4	6	9	
SUB	F8 F6 F2	7	9	
DIV	F10 F0 F6	8		
ADD	F6 F8 F2			

Functional unit status		dest	S1	S2	FU for	FU for	Fj?	Fk?		
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
10	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
2	Add	Yes	Sub	F8	F6	F2			No	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock	9	FU		Mult1	Add		Divide			

- Read operands for MULT & SUBD? Issue ADDD?

27

Scoreboard Example Cycle 11

Instruction status		Read	Execu	Write
Instruction	j k	Issue	operat	compl Result
LD	F6 34+ R2	1	2	3 4
LD	F2 45+ R3	5	6	7 8
MUL	F0 F2 F4	6	9	
SUB	F8 F6 F2	7	9	11
DIV	F10 F0 F6	8		
ADD	F6 F8 F2			

Functional unit status		dest	S1	S2	FU for	FU for	Fj?	Fk?		
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
8	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
0	Add	Yes	Sub	F8	F6	F2			No	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock	11	FU		Mult1	Add		Divide			

28

Scoreboard Example Cycle 12

<u>Instruction status</u>				Read	Execu	Write
Instruction	j	k	Issue	operat	compl	Result
LD	F6	34+	R2	1	2	3 4
LD	F2	45+	R3	5	6	7 8
MUL	F0	F2	F4	6	9	
SUB	F8	F6	F2	7	9	11 12
DIV	F10	F0	F6	8		
ADD	F6	F8	F2			

<u>Functional unit status</u>		dest	S1	S2	FU for	FU for	Fj?	Fk?		
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
7	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
	Add	No								
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

<u>Register result status</u>		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock										
12	FU	Mult1					Divide			

- Read operands for DIVD?

29

Scoreboard Example Cycle 13

<u>Instruction status</u>				Read	Execu	Write
Instruction	j	k	Issue	operat	compl	Result
LD	F6	34+	R2	1	2	3 4
LD	F2	45+	R3	5	6	7 8
MUL	F0	F2	F4	6	9	
SUB	F8	F6	F2	7	9	11 12
DIV	F10	F0	F6	8		
ADD	F6	F8	F2	13		

<u>Functional unit status</u>		dest	S1	S2	FU for	FU for	Fj?	Fk?		
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
6	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
	Add	Yes	Add	F6	F8	F2			Yes	Yes
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

<u>Register result status</u>		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock										
13	FU	Mult1			Add		Divide			

30

Scoreboard Example Cycle 14

<u>Instruction status</u>				<u>Read Exec Write</u>			
Instruction	j	k		Issue	operat	compl	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MUL	F0	F2	F4	6	9		
SUB	F8	F6	F2	7	9	11	12
DIV	F10	F0	F6	8			
ADD	F6	F8	F2	13	14		

<u>Functional unit status</u>				<u>dest</u>				<u>S1 S2 FU for FU for Fj? Fk?</u>			
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
	Integer	No									
5	Mult1	Yes	Mult	F0	F2	F4			No	No	
	Mult2	No									
2	Add	Yes	Add	F6	F8	F2			No	No	
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes	

<u>Register result status</u>									
Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
14	FU	Mult1		Add		Divide			

31

Scoreboard Example Cycle 15

<u>Instruction status</u>				<u>Read Exec Write</u>			
Instruction	j	k		Issue	operat	compl	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MUL	F0	F2	F4	6	9		
SUB	F8	F6	F2	7	9	11	12
DIV	F10	F0	F6	8			
ADD	F6	F8	F2	13	14		

<u>Functional unit status</u>				<u>dest</u>				<u>S1 S2 FU for FU for Fj? Fk?</u>			
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
	Integer	No									
4	Mult1	Yes	Mult	F0	F2	F4			No	No	
	Mult2	No									
1	Add	Yes	Add	F6	F8	F2			No	No	
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes	

<u>Register result status</u>									
Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
15	FU	Mult1		Add		Divide			

32

Scoreboard Example Cycle 16

Instruction status			Read Execu Write			
Instruction	j	k	Issue	operat	compl	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MUL	F0	F2 F4	6	9		
SUB	F8	F6 F2	7	9	11	12
DIV	F10	F0 F6	8			
ADD	F6	F8 F2	13	14	16	

Functional unit status		dest	S1	S2	FU for	FU for Fj?	Fk?			
Tim	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
3	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
0	Add	Yes	Add	F6	F8	F2			No	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock										
16	FU	Mult1			Add		Divide			

33

Scoreboard Example Cycle 17

Instruction status			Read Execu Write			
Instruction	j	k	Issue	operat	compl	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MUL	F0	F2 F4	6	9		
SUB	F8	F6 F2	7	9	11	12
DIV	F10	F0 F6	8			
ADD	F6	F8 F2	13	14	16	

Functional unit status		dest	S1	S2	FU for	FU for Fj?	Fk?			
Tim	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
2	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
	Add	Yes	Add	F6	F8	F2			No	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock										
17	FU	Mult1			Add		Divide			

- Write result of ADD?

34

Scoreboard Example Cycle 18

Instruction status			Read	Execu	Write	
Instruction	<i>j</i>	<i>k</i>	Issue	operat	compl	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MUL	F0	F2 F4	6	9		
SUB	F8	F6 F2	7	9	11	12
DIV	F10	F0 F6	8			
ADD	F6	F8 F2	13	14	16	

Functional unit status		dest	S1	S2	FU for	FU for Fj?	Fk?
Tim. Name	Busy Op	Fi	Fj	Fk	Qj	Qk	Rj Rk
Integer	No						
1 Mult1	Yes Mult	F0	F2	F4			No No
Mult2	No						
Add	Yes Add	F6	F8	F2			No No
Divide	Yes Div	F10	F0	F6	Mult1		No Yes

Register result status		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock	FU	Mult1		Add	Divide					
18										

35

Scoreboard Example Cycle 19

Instruction status			Read	Execu	Write	
Instruction	<i>j</i>	<i>k</i>	Issue	operat	compl	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MUL	F0	F2 F4	6	9	19	
SUB	F8	F6 F2	7	9	11	12
DIV	F10	F0 F6	8			
ADD	F6	F8 F2	13	14	16	

Functional unit status		dest	S1	S2	FU for	FU for Fj?	Fk?
Tim. Name	Busy Op	Fi	Fj	Fk	Qj	Qk	Rj Rk
Integer	No						
0 Mult1	Yes Mult	F0	F2	F4			No No
Mult2	No						
Add	Yes Add	F6	F8	F2			No No
Divide	Yes Div	F10	F0	F6	Mult1		No Yes

Register result status		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock	FU	Mult1		Add	Divide					
19										

36

Scoreboard Example Cycle 20

<u>Instruction status</u>		<i>Read ExecuWrite</i>			
Instruction	<i>j k</i>	<i>Issue</i>	<i>operat</i>	<i>compl</i>	<i>Result</i>
LD	F6 34+ R2	1	2	3	4
LD	F2 45+ R3	5	6	7	8
MUL	F0 F2 F4	6	9	19	20
SUB	F8 F6 F2	7	9	11	12
DIV	F10 F0 F6	8			
ADD	F6 F8 F2	13	14	16	

<u>Functional unit status</u>		<i>dest</i>	<i>S1</i>	<i>S2</i>	<i>FU for</i>	<i>FU for Fj?</i>	<i>Fk?</i>
<i>Tim.</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj Qk Rj Rk</i>
	Integer	No					
	Mult1	No					
	Mult2	No					
	Add	Yes	Add	F6	F8	F2	No No
	Divide	Yes	Div	F10	F0	F6	Yes Yes

<u>Register result status</u>		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
Clock	20	FU Add Divide								

37

Scoreboard Example Cycle 21

<u>Instruction status</u>		<i>Read ExecuWrite</i>			
Instruction	<i>j k</i>	<i>Issue</i>	<i>operat</i>	<i>compl</i>	<i>Result</i>
LD	F6 34+ R2	1	2	3	4
LD	F2 45+ R3	5	6	7	8
MUL	F0 F2 F4	6	9	19	20
SUB	F8 F6 F2	7	9	11	12
DIV	F10 F0 F6	8	21		
ADD	F6 F8 F2	13	14	16	

<u>Functional unit status</u>		<i>dest</i>	<i>S1</i>	<i>S2</i>	<i>FU for</i>	<i>FU for Fj?</i>	<i>Fk?</i>
<i>Tim.</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj Qk Rj Rk</i>
	Integer	No					
	Mult1	No					
	Mult2	No					
	Add	Yes	Add	F6	F8	F2	No No
	Divide	Yes	Div	F10	F0	F6	No No

<u>Register result status</u>		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
Clock	21	FU Add Divide								

38

Scoreboard Example Cycle 22

Instruction status				Read	Execu	Write	
Instruction	<i>j</i>	<i>k</i>		Issue	operat	compl	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MUL	F0	F2	F4	6	9	19	20
SUB	F8	F6	F2	7	9	11	12
DIV	F10	F0	F6	8	21		
ADD	F6	F8	F2	13	14	16	22

Functional unit status		dest	S1	S2	FU for	FU for	Fj?	Fk?		
Tim	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	No								
40	Divide	Yes	Div	F10	F0	F6			No	No

Register result status		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock										
22	FU						Divide			

39

Scoreboard Example Cycle 61

Instruction status				Read	Execu	Write	
Instruction	<i>j</i>	<i>k</i>		Issue	operat	compl	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MUL	F0	F2	F4	6	9	19	20
SUB	F8	F6	F2	7	9	11	12
DIV	F10	F0	F6	8	21	61	
ADD	F6	F8	F2	13	14	16	22

Functional unit status		dest	S1	S2	FU for	FU for	Fj?	Fk?		
Tim	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	No								
0	Divide	Yes	Div	F10	F0	F6			No	No

Register result status		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock										
61	FU						Divide			

40

Scoreboard Example Cycle 62

Instruction status				Read	Executi	Write					
Instruction	j	k	R2	Issue	operanc	comple	Result				
LD	F6	34+	R2	1	2	3	4				
LD	F2	45+	R3	5	6	7	8				
MULT	F0	F2	F4	6	9	19	20				
SUBD	F8	F6	F2	7	9	11	12				
DIVD	F10	F0	F6	8	21	61	62				
ADDDF	F6	F8	F2	13	14	16	22				

Functional unit status		dest	S1	S2	FU for j	FU for k	Fj?	Fk?	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	No								
0 Divide	No								

Register result status		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock	62	FU								