What is a pseudo-instructio What true MIPS instruction	n? is ec	quivalent to:
* move \$t0, \$s1?	0	0
Assume Registers:	1	1
	2	2000
xplain what the following in sb \$t0, 4(\$1) lw \$t1, 2(\$2) sh \$t2, -500(\$2)	nstru	uctions do
ad Byte: Ib req.addr	?	?? M[addr]





 The MIPS processor only supports two branch instructions, beq and bne, but to simplify your life the assembler provides the following other branches:

blt \$t0, \$t1, Lab1	# Branch if \$t0 < \$t1
ble \$t0, \$t1, Lab2	# Branch if \$t0 <= \$t1
bgt \$t0, \$t1, Lab3	# Branch if \$t0 > \$t1
bge \$t0, \$t1, Lab4	# Branch if \$t0 >= \$t1

- There are also immediate versions of these branches, where the *second* source is a constant instead of a register
- Later this quarter we'll see how supporting just beq and bne simplifies the processor design

3



\$zero	\$0	Zero	
\$at	\$1	Assembler temp	
\$v0-\$v1	\$2-3	Value (return from fcn)	
\$a0-\$a3	\$4-7	Argument (to fcn)	
\$t0-\$t7	\$8-15	Temporaries	
\$s0-\$s7	\$16-23	Saved Temporaries	Saved
\$t8-\$t9	\$24-25	Temporaries	
\$k0-\$k1	\$26-27	Kernel (OS) Registers	
\$gp	\$28	Global Pointer	Saved
\$sp	\$29	Stack Pointer	Saved
\$fp	\$30	Frame Pointer	Saved
\$ra	\$31	Return Address	Saved









		1-
Let's write a program	to count the 1 bits i	n a 32-bit word
int count = 0;	.text main:	## arg in \$a0
for (int i = 0 ; i < 32 ; i ++) {		
int bit = input & 1;	li \$t0, 0	## int count = 0;
if (bit != 0) {	li \$t1, 0	## for (int i = 0
count ++;	main_loop:	
}	bge \$t1, 32, main_	exit ## exit loop if i >= 3
input = input >> 1;	andi \$t2, \$a0, 1	## bit = input & 1
}	beq \$t2, \$0, main_	_skip ## skip if bit == 0
	addi \$t0, \$t0, 1	## count ++
	main_skip:	
	srl \$a0, \$a0, 1	## input = input >>
	add \$t1, \$t1, 1	## i ++
	j main_loop	
	main exit:	







		l-tvp	be forr	nat
 Load, s type 	tore, bra	anch, &	immedia	ate instructions are I-
J 1	ор	rs	rt	address
	6 bits	5 bits	5 bits	16 bits
		141		
The me instruct	aning of ion	the reg	lister fie	lds depends on
 The me instruct rs is a operation 	aning of ion a source r and for bra	egister—a	lister fie an addres immedia	lds depends on ss for loads and stores, or an te arithmetic instructions
 The me instruct rs is a opera rt is a for the 	aning of ion a source re and for bra source re e other I-1	egister—a anch and egister for type instr	IISTER TIE an addres immedia r branche uctions	lds depends on as for loads and stores, or an te arithmetic instructions s, but a destination register
 The me instruct rs is a opera rt is a for the The addr 	aning of ion a source r and for bra source re e other I-1 ess is a 1	egister—a anch and egister for type instr 6-bit sign	IISTER TIE an addres immedia r branche uctions ned two's-	lds depends on as for loads and stores, or an te arithmetic instructions s, but a destination register -complement value
 The me instruct rs is a opera rt is a for the The addr * Its rar 	aning of ion a source r and for bra source re e other I-1 ess is a 1 nge is [-32	egister—a anch and egister for type instr 6-bit sign 2,768, +3:	Inster fie an addres immedia r branche uctions ned two's- 2,767]	lds depends on as for loads and stores, or an te arithmetic instructions s, but a destination register -complement value

