

- HW #4 (optional) Due NOW
 Lab #4 Hardware Due Fri Dec 5 at 5pm
- Final Exam, Monday Dec. 8th, 8:30-10:20 in EEB 037 (here, our regular lecture room) Bring highlighter. •
- Today: Wrap Up!

1

	Final Exam	
•	The final is comprehensive, but most coverage is on material since midterm (I will provide green card again, could have MIPS programming)
	Microprogramming Pipelining — Overall operation — Hazards Caching — Overall operation and design space Performance VM/Paging Interrupts/Exceptions I/O Parallelism (Extra Credit)	
:	Style is similar to MT: some shorter questions, some longer ones Reading is on the lectures page. Study the slides, review the reading, exercises in lecture, HW4.	2







Processor	Intro Year	Intro Clock	Transistors	Features
8086	1978	8 MHz	29 K	16-bit regs., segments
286	1982	12.5 MHz	134 K	Protected mode
386	1985	20 MHz	275 K	32-bit regs., paging
486	1989	25 MHz	1.2 M	On-board FPU
Pentium	1993	60 MHz	3.1 M	MMX on late models
Pentium Pro	1995	200 MHz	5.5 M	P6 core, bigger caches
Pentium II	1997	266 MHz	7 M	P6 w/MMX
Pentium III	1999	700 MHz	28 M	SSE (Streaming SIMD)
Pentium 4	2000	1.5 GHz	42 M	NetBurst core, SSE2
Xeon	2001	2.2 GHz	55 M	Hyper-Threading
Pentium M	2003	1.6 GHz	77 M	Shorter pipelines vs P4



Specifying a memory address: up to 2 registers and 1 32- bit signed constant can be added together to compute a memory address. One register can be optionally pre-multiplied by 2,4,8.	mov eax, ebx mov eax, [ebx] mov [var], ebx mov eax, [esi -4] mov [esi+eax], cl mov edx, [esi+4*ebx]	_
	Incorrect: (why?) mov eax, [ebx - ecx] mov [eax+esi+edi], ebx mov [4*eax+2*ebx], ecx	
		8

Caller	Callee
	_myFunc PROC
push [var] push 123 push eax	push ebp pov ebp, esp sub esp, 4 push edi push esi
; call myFunc(eax,123,[var]) Call _myFunC	<pre>mov eax, [ebp+8] mov esi, [ebp+12] mov edi, [ebp+16] mov[ebp-4], edi</pre>
add esp, 12	add[ebp-4], esi add eax, [ebp-4] pop esi pop edi mov esp, ebp
	pop ebp ret ENDP _myFunc 9



Parallel processing

- One way to improve performance is to do more processing at once.
- There were several examples of this in our CPU designs.
 - Multiple functional units can be included in a datapath to let single instructions execute faster. For example, we can calculate a branch target while reading the register file.
 - Pipelining allows us to overlap the executions of several instructions.
 - SIMD performance operations on multiple data items simultaneously.
 - Multi-core processors enable thread-level parallel processing.
- Memory and I/O systems also provide many good examples.
 - A wider bus can transfer more data per clock cycle.
 - Memory can be split into banks that are accessed simultaneously.
 Similar ideas may be applied to hard disks, as with RAID systems.
 - A direct memory access (DMA) controller performs I/O operations while the CPU does compute-intensive tasks instead.

11













Instruction Scheduling	
 Goal: Find a schedule of instructions that is optimal for a pipelined machine First organize instructions in a DAG (instructions, dependences). Flow dependence Anti-dependence Output dependence Any topological sort of the graph is legal, but we want one that minimizes overall delay (NP-hard). So instead use heuristics to traverse and minimize as much as possible. 	
	18



Register Allocation	
 Equivalent to graph coloring (NP-hard) Identify virtual registers that CANNOT share a physical register. Calculate live ranges Build a graph 	_
2. Color the graph	
	20







•	CSE 401 Introduction to Compiler Construction (3)
	syntax analysis, semantic analysis, code generation, and optimizations for general purpose programming languages. Prerequisite: CSE 322; CSE 326; CSE 341; CSE 378.
•	CSE 451 Introduction to Operating Systems (4) Principles of operating systems. Process management, memory management, auxiliary storage management, resource allocation. Prerequisite: CSE 326; CSE 378.
•	CSE 471 Computer Design and Organization (4) CPU instruction addressing models, CPU structure and functions, computer arithmetic and logic unit, register transfer level design, hardware and microprogram control, memory hierarchy design and organization, I/O and system components interconnection. Laboratory project involves design and simulation of an instruction set processor. Prerequisite: CSE 370; CSE 378.
•	CSE 466 Software for Embedded Systems (4) Software issues in the design of embedded systems. Microcontroller architectures and peripherals, embedded operating systems and device drivers, compilers and debuggers, timer and interrupt systems, interfacing of devices, communications and networking. Emphasis on practical application of development platforms. Prerequisite: CSE 326; CSE 370; CSE 378.