Lecture 24 (Wed 11/26/2008)

- HW \#4 (optional) - Due Fri Dec 5 during class
- Lab \#4 Hardware - Due Fri Dec 5 at 5pm
- Today: I/O!


## Introduction to I/O

- Where does the data for our CPU and memory come from or go to
- Computers communicate with the outside world via I/O devices.
- Input devices supply computers with data to operate on.
- Results of computations can be sent to output devices.
- Today we'll talk a bit about l/O system issues.
- I/O performance affects the overall system speed
- We'll look at some common devices and estimate their performance.
- We'll look at how I/O devices are connected (by buses).



## I/O is important!

- Many tasks involve reading and processing enormous quantities of data.
- Institutions like banks and airlines have huge databases that must be constantly accessed and updated.
- Celera Genomics is a company that sequences genomes, with the help of computers and 100 trillion bytes of storage!
- I/O is important for us small people too!
- People use home computers to edit movies and music.
- Large software packages may come on multiple compact discs.
- Everybody surf the web!


## I/O is slow!

- How fast can a typical I/O device supply data to a computer?
- A fast typist can enter 9-10 characters a second on a keyboard.
- Common local-area network (LAN) speeds go up to $100 \mathrm{Mbit} / \mathrm{s}$, which is about $12.5 \mathrm{MB} / \mathrm{s}$.
- Today's hard disks provide a lot of storage and transfer speeds around 40-60MB per second.
- Unfortunately, this is excruciatingly slow compared to modern processors and memory systems:
- Modern CPUs can execute more than a billion instructions per second.
- Modern memory systems can provide 2-4 GB/s bandwidth.
- I/O performance has not increased as quickly as CPU performance, partially due to neglect and partially to physical limitations.
- This is changing, with faster networks, better I/O buses, RAID drive arrays, and other new technologies.


## I/O speeds often limit system performance

- Many computing tasks are I/O-bound, and the speed of the input and output devices limits the overall system performance
- This is another instance of Amdahl's Law. Improved CPU performance alone has a limited effect on overall system speed.

$\underset{\text { improvement }}{$|  Execution  |
| :---: |
|  time after  |$}=\frac{\text { Time affected by improvement }}{\text { Amount of improvement }}+$| Time unaffected |
| :--- |
| by improvement |

## Common I/O devices

- Hard drives are almost a necessity thes days, so their speed has a big impact on system performance.
- They store all the programs, movies and assignments you crave.
- Virtual memory systems let a hard disk act as a large (but slow) part of main memory.
- Networks are also ubiquitous nowadays.
- They give you access to data from around the world.
- Hard disks can act as a cache for network data. For example, web browsers often store local copies of recently viewed web pages.



## Hard drives

- Figure 8.3 in the textbook shows the ugly guts of a hard disk.
- Data is stored on double-sided magnetic disks called platters.
- Each platter is arranged like a record, with many concentric tracks.
- Tracks are further divided into individual sectors, which are the basic unit of data transfer.
- Each surface has a read/write head like the arm on a record player, but all the heads are connected and move together.
- A 75GB IBM Deskstar has roughly:
- 5 platters (10 surfaces),
- 27,000 tracks per surface,
- 512 sectors per track, and
- 512 bytes per sector.



## Estimating disk latencies (seek time)

- Manufacturers often report average seek times of $8-10 \mathrm{~ms}$.
- These times average the time to seek from any track to any other track.
- In practice, seek times are often much better.

For example, if the head is already on or near the desired track, then seek time is much smaller. In other words, locality is important!

- Actual average seek times are often just 2-3ms


## Estimating Disk Latencies (rotational latency)

- Once the head is in place, we need to wait until the right sector is underneath the head
- This may require as little as no time (reading consecutive sectors) or as much as a full rotation (just missed it)
- On average, for random reads/writes, we can assume that the disk spins halfway on average.
- Rotational delay depends partly on how fast the disk platters spin

Average rotational delay $=0.5$ rotations x rotational speed

- For example, a 5400 RPM disk has an average rotational delay of
0.5 rotations $/(5400$ rotations $/$ minute $)=5.55 \mathrm{~ms}$


## Estimating disk times

- The overall response time is the sum of the seek time, rotational delay, transfer time, and overhead.
- Assume a disk has the following specifications.
- An average seek time of 9 ms
- A 5400 RPM rotational speed
- A 10 MB /s average transfer rate
- 2 ms of overheads
- How long does it take to read a random 1,024 byte sector?
- The average rotational delay is 5.55 ms .
- The transfer time will be about ( 1024 bytes $/ 10 \mathrm{MB} / \mathrm{s}$ ) $=0.1 \mathrm{~ms}$.
- The response time is then $9 \mathrm{~ms}+5.55 \mathrm{~ms}+0.1 \mathrm{~ms}+2 \mathrm{~ms}=16.7 \mathrm{~ms}$.

That's $16,700,000$ cycles for a 1 GHz processor!

- One possible measure of throughput would be the number of random sectors that can be read in one second

$$
(1 \text { sector } / 16.7 \mathrm{~ms}) \times(1000 \mathrm{~ms} / 1 \mathrm{~s})=60 \text { sectors } / \text { second } .
$$

## Estimating disk times

- The overall response time is the sum of the seek time, rotational delay, transfer time, and overhead.
- Assume a disk has the following specifications
- An average seek time of 3 ms
- A 6000 RPM rotational speed
- A 10MB/s average transfer rate

2 ms of overheads

- How long does it take to read a random 1,024 byte sector?
- The average rotational delay is:
- The transfer time will be about:
- The response time is then
- How long would it take to read a whole track ( 512 sectors) selected at random, if the sectors could be read in any order?


## Parallel I/O

- Many hardware systems use parallelism for increased speed.
- Pipelined processors include extra hardware so they can execute multiple instructions simultaneously.
- Dividing memory into banks lets us access several words at once.
- A redundant array of inexpensive disks or RAID system allows access to several hard drives at once, for increased bandwidth.
- The picture below shows a single data file with fifteen sectors denoted A-O, which are "striped" across four disks.
- This is reminiscent of interleaved main memories from last week.



## Networks and Buses



- There are two main ingredients to I/O systems.
- Devices like hard drives
- Buses/Networks connect devices to each other and the processor
- Back of the envelope performance metrics
- Bus organization and Performance
- Serial vs. Parallel


## Networks (e.g., the Internet)

- When communicating over a network,
typically your communication is broken into
a collection of "packets"
- Each packet carries $\sim 1 \mathrm{kB}$ of data
- Packets are reassembled into the
original message at the destination.


## Network (and I/O) Performance

There are two fundamental performance metrics for I/O systems

- Bandwidth: the amount of data that can be transferred in unit time (units bytes/time)
This is a primary concern for applications which transfer large amounts of data in big blocks.
- If you download large files, bandwidth will be the limiting factor
- Latency: the time taken for the smallest transfer (units = time)

This is a primary concern for programs that do many small dependent
transfers.

- It takes time for bits to travel across states, countries and oceans!

$$
\begin{aligned}
& \text { ping muwaiuc.edu } \\
& \begin{array}{l}
\text { Approximate round trip times in milli-seconds: } \\
\text { Minimum }=104 \mathrm{~ms} \text {, Maximum }=11 \mathrm{~ms} \text {, Average }=112 \mathrm{~ms}
\end{array} \\
& >\text { ping umw. stanford. edu } \\
& \begin{array}{l}
\text { Minimum }=160 \mathrm{~ms} \text {, Maximum }=170 \mathrm{~ms} \text {, Average }=164 \mathrm{~ms}
\end{array} \\
& \text { ping nus.edu.sg } \\
& \begin{array}{l}
\text { Spproximate round trip times in milit-seconds: } \\
\text { Minimum }=410 \mathrm{~ms} \text {, Maximum }=437 \mathrm{~ms} \text {, Average }=420 \mathrm{~ms}
\end{array}
\end{aligned}
$$

## Back of the Envelope Calculation

- Because the transmission of network packets can be pipelined, the time for a transfer can be estimated as:

Transfer time $=$ latency + transfer_size / bandwidth

Dominant term for small transfers
time + bytes / (bytes/time)


## Computer buses

- Every computer has several small "networks" inside, called buses, to connect processors, memory, and I/O devices.
- The simplest kind of bus is linear, as shown below.
- All devices share the same bus.
- Only one device at a time may transfer data on the bus.
- Simple is not always good!
- With many devices, there might be a lot of contention.
- The distance from one end of the bus to the other may also be relatively long, increasing latencies.



## Hierarchical buses

- We could split the bus into different segments.
- Since the CPU and memory need to communicate so often, a shorter and faster processor-memory bus can be dedicated to them.
- A separate I/O bus would connect the slower devices to each other, and eventually to the processor.



## Basic bus protocols

- Although physically, our computer may have a hierarchy of buses (for performance), logically it behaves like a single bus
- Last class we discussed how I/O reads and writes can be programmed like oads and stores, using addresses.
- Two devices might interact as follows

1. An initiator sends an address and data over the bus to a target
2. The target processes the request by "reading" or "writing" data.
3. The target sends a reply over the bus back to the initiator

- The bus width limits the number of bits transferred per cycle.



## What is the bus anyway?

- A bus is just a bunch of wires which transmits three kinds of information - Control signals specify commands like "read" or "write." - The location on the device to read or write is the address.
- Finally, there is also the actual data being transferred.
- Some buses include separate control, address and data lines, so all of this information can be sent in one clock cycle.



## Multiplexed bus lines

- Unfortunately, this could lead to many wires and wires cost money - Many buses transfer 32 to 64 bits of data at a time. - Addresses are usually at least 32-bits long.
- Another common approach is to multiplex some lines.
- For example, we can use the same lines to send both the address and the data, one after the other
- The drawback is that now it takes two cycles to transmit both piece of information.



## Example bus problems

- I/O problems always start with some assumptions about a system. $-\mathrm{A} C P U$ and memory share a 32 -bit bus running at 100 MHz . - The memory needs 50 ns to access a 64 -bit value from one address.
- Then, questions generally ask about the latency or throughput.
- How long does it take to read one address of memory?
- How many random addresses can be read per second?
- You need to find the total time for a single transaction.

1. It takes one cycle to send a 32 -bit address to the memory
2. The memory needs 50 ns , or 5 cycles, to read a 64 -bit value.
3. It takes two cycles to send 64 bits over a 32 -bit wide bus.

- Then you can calculate latencies and throughputs.
- The time to read from one address is eight cycles or 80ns.
- You can do 12.5 million reads per second, for an effective bandwidth
of $\left(12.5 \times 10^{6}\right.$ reads $/$ second $) \times(8$ bytes $/ \mathrm{read})=100 \mathrm{MB} / \mathrm{s}$.


## Example Bus Problems, cont.

2) Assume the following system:

- A CPU and memory share a 32 -bit bus running at 100 MHz .
- The memory needs 50 ns to access a 64 -bit value from one address.

For this system, a single read can be performed in eight cycles or 80 ns for an effective bandwidth of $\left(12.5 \times 10^{6}\right.$ reads $/$ second $) \times(8$ bytes $/$ read $)=$ $100 \mathrm{MB} / \mathrm{s}$.
A) If the memory was widened, such that 128 -bit values could be read in 50 ns , what is the new effective bandwidth?
B) What is the bus utilization (fraction of cycles the bus is used) to achieve the above bandwidth?
C) If utilization were $100 \%$ (achievable by adding additional memories), what effective bandwidth would be achieved?

## Example Bus Problems, cont. (ANSWER)

## 2) Assume the following system:

- The memory needs 50 ns to access a 64 -bit value from one address.

For this system, a single read can be performed in eight cycles or 80 ns for an
effective bandwidth of $\left(12.5 \times 10^{6}\right.$ reads $/$ second) $\times(8$ bytes $/ \mathrm{read})=100 \mathrm{MB} / \mathrm{s}$.
A) If the memory was widened, such that 128 -bit values could be read in 50 ns , what is the new effective bandwidth?

A 128 -bit read can now be done in $(1+5+4)=10$ cycles, or 100 ns. This yields an effective
bandwidth of $\left(10 \times 10^{6}\right.$ reads $/$ second) $\times(16$ bytes $/$ read $)=160 \mathrm{MB} / \mathrm{s}$.
B) What is the bus utilization (fraction of cycles the bus is used) to achieve the above bandwidth?

Of the 10 cycle access, sending the address takes 1 cycle, transferring the data takes 4 cycle $=$
$(5 / 10)=50 \%$.
C) If utilization were $100 \%$ (achievable by adding additional memories), what effective bandwidth would be achieved?

Since we have 1 address transfer for every 4 data transfers the effective bandwidth would be
$80 \%$ of the total bandwidth: $(32 \mathrm{~b} \times 100 \mathrm{Mhz}) \times 80 \%=(400 \mathrm{MB} / \mathrm{s}) \times .8=32 \mathrm{MB} / \mathrm{s}$.

