Lecture 9 (10/13/2008)

- Lab #1 Simulation Due Mon Oct 13 TODAY
- Lab #1 Hardware Due Fri Oct 17
- HW #2 MIPS programming, due Wed Oct 22
- Midterm Fri Oct 24


l

Multicycle control unit

- The control unit is responsible for producing all of the control signals.
- Each instruction requires a sequence of control signals, generated over multiple clock cycles.
 - This implies that we need a state machine.
 - The datapath control signals will be outputs of the state machine.
- Different instructions require different sequences of steps.
 - This implies the instruction word is an input to the state machine.
 - The next state depends upon the exact instruction being executed.
- After we finish executing one instruction, we'll have to repeat the entire process again to execute the next instruction.

3

• Now we talk about how to control this datapath. PCW/nte | ALUSICA | MemRaad | MemWrite | MemWrite | MemWrite | MemWrite | MemToReg | Mem



Stage 1: Instruction Fetch

- Stage 1 includes two actions which use two separate functional units: the memory and the ALU.
 - Fetch the instruction from memory and store it in IR.

- Use the ALU to increment the PC by 4.

PC = PC + 4

5

Stage 1 control signals

• Instruction fetch: IR = Mem[PC]

Signal	Value	Description		
MemRead	1	Read from memory		
lorD	0	Use PC as the memory read address		
IRWrite	1	Save memory contents to instruction register		

■ Increment the PC: PC = PC + 4

Signal	Signal Value Description					
ALUSrcA 0 Use PC as the first ALU operand						
ALUSrcB 01 Use constant 4 as the second ALU operand						
ALUOp	ALUOp ADD Perform addition					
PCWrite 1 Change PC		Change PC				
PCSource 0 Update PC from the ALU output						


• We'll assume that all control signals not listed are implicitly set to 0.

7

Stage 2: Read registers

- Stage 2 is much simpler.
 - Read the contents of source registers rs and rt, and store them in the intermediate registers A and B. (Remember the rs and rt fields come from the instruction register IR.)

A = Reg[IR[25-21]] B = Reg[IR[20-16]]



Stage 2 control signals

- No control signals need to be set for the register reading operations A = Reg[IR[25-21]] and B = Reg[IR[20-16]].
 - IR[25-21] and IR[20-16] are already applied to the register file.
 - Registers A and B are already written on every clock cycle.

10

Executing Arithmetic Instructions: Stages 3 & 4


- We'll start with R-type instructions like add \$t1, \$t1, \$t2.
- Stage 3 for an arithmetic instruction is simply ALU computation.


ALUOut = A op B

- A and B are the intermediate registers holding the source operands.
- The ALU operation is determined by the instruction's "func" field and could be one of add, sub, and, or, slt.
- Stage 4, the final R-type stage, is to store the ALU result generated in the *previous* cycle into the destination register rd.









Stages 3-4 (R-type) control signals

• Stage 3 (execution): ALUOut = A op B

Signal	al Value Description			
ALUSrcA 1 Use A as the first ALU operand				
ALUSrcB	ALUSrcB 00 Use B as the second ALU operand			
ALUOp	func	Do the operation specified in the "func" field		

Stage 4 (writeback): Reg[IR[15-11]] = ALUOut

Signal	Value	Description
RegWrite	1	Write to the register file
RegDst	1	Use field rd as the destination register
MemToReg	0	ALUOut contains the data to write

14

Executing a beq instruction

- We can execute a branch instruction in three stages or clock cycles.
 - But it requires a little cleverness...
 - Stage 1 involves instruction fetch and PC increment.

Stage 2 is register fetch and branch target computation.

- Stage 3 is the final cycle needed for executing a branch instruction.
 - Assuming we have the branch target available

if (A == B) then
PC = branch_target

15

When should we compute the branch target?

- We need the ALU to do the computation.
 - When is the ALU not busy?

Cycle	ALU
1	
2	
3	

Optimistic execution

- But, we don't know whether or not the branch is taken in cycle 2!!
- That's okay.... we can still go ahead and compute the branch target first. The book calls this optimistic execution.
 - The ALU is otherwise free during this clock cycle.
 - Nothing is harmed by doing the computation early. If the branch is not taken, we can just ignore the ALU result.
- This idea is also used in more advanced CPU design techniques.
 - Modern CPUs perform branch prediction, which we'll discuss in a few weeks in the context of pipelining.

17

Stage 2: Register fetch & branch target computation PCWrite Read source registers Read feed Read Feed Read Feed Read Feed Registers Register 1 data Feed Registers Register 2 data 2 data

Stage 2 Revisited: Compute the branch target

- To Stage 2, we'll add the computation of the branch target.
 - Compute the branch target address by adding the new PC (the original PC + 4) to the sign-extended, shifted constant from IR.

$$ALUOut = PC + (sign-extend(IR[15-0]) << 2)$$

We save the target address in ALUOut for now, since we don't know yet if the branch should be taken.


— What about R-type instructions that always go to PC+4?

18

Branch completion

• Stage 3 is the final cycle needed for executing a branch instruction.

 Remember that A and B are compared by subtracting and testing for a result of 0, so we must use the ALU again in this stage.



Stage 3 (beq) control signals

Comparison: if (A == B) ...

Signal	Value	Description
ALUSrcA	1	Use A as the first ALU operand
ALUSrcB	00	Use B as the second ALU operand
ALU0p	SUB	Subtract, so Zero will be set if A = B

■ Branch: ...then PC = ALUOut

	Signal	Value	Description								
	PCWrite	Zero	Change PC only if Zero is true (i.e., A = B)								
PCSource 1		1	Update PC from the ALUOut register								

 ALUOut contains the ALU result from the previous cycle, which would be the branch target. We can write that to the PC, even though the ALU is doing something different (comparing A and B) during the current cycle.

22

Executing a sw instruction

- A store instruction, like sw \$a0, 16(\$sp), also shares the same first two stages as the other instructions.
 - Stage 1: instruction fetch and PC increment.
 - Stage 2: register fetch and branch target computation.
- Stage 3 computes the effective memory address using the ALU.


ALUOut = A + sign-extend(IR[15-0])


A contains the base register (like \$sp), and IR[15-0] is the 16-bit constant offset from the instruction word, which is *not* shifted.

• Stage 4 saves the register contents (here, \$a0) into memory.

Mem[ALUOut] = B

Remember that the second source register rt was already read in Stage 2 (and again in Stage 3), and its contents are in intermediate register B.





Executing a lw instruction

- Finally, lw is the most complex instruction, requiring five stages.
- The first two are like all the other instructions.
 - Stage 1: instruction fetch and PC increment.
- Stage 2: register fetch and branch target computation.
- The third stage is the same as for sw, since we have to compute an effective memory address in both cases.
 - Stage 3: compute the effective memory address.

27

Stages 4-5 (lw): memory read and register write


• Stage 4 is to read from the effective memory address, and to store the value in the intermediate register MDR (memory data register).


MDR = Mem[ALUOut]


• Stage 5 stores the contents of MDR into the destination register.

Reg[IR[20-16]] = MDR

Remember that the destination register for lw is field rt (bits 20-16) and not field rd (bits 15-11).







Implementing the FSM

• This can be translated into a state table; here are the first two states.

Current	Input	Next State	Output (Control signals)											
State			PC Write	IorD	Mem Read	Mem Write	IR Write	Reg Dst	MemTo Reg	Reg Write	ALU SrcA	ALU SrcB	ALU Op	PC Source
Instr Fetch	Х	Reg Fetch	1	0	1	0	1	х	х	0	0	01	010	0
Reg Fetch	BEQ	Branch compl	0	х	0	0	0	х	х	0	0	11	010	х
Reg Fetch	R-type	R-type execute	0	х	0	0	0	х	х	0	0	11	010	х
Reg Fetch	LW/S W	Compute eff addr	0	х	0	0	0	х	х	0	0	11	010	х

- You can implement this the hard way.
 - Represent the current state using flip-flops or a register.
 - Find equations for the next state and (control signal) outputs in terms of the current state and input (instruction word).
- Or you can use the easy way.
 - Stick the whole state table into a memory, like a ROM.
 - This would be much easier, since you don't have to derive equations.

33

Summary

- Now you know how to build a multicycle controller!
 - Each instruction takes several cycles to execute.
 - Different instructions require different control signals and a different number of cycles.
 - We have to provide the control signals in the right sequence.