## Today (10/6/2008)

- HW \#1 - due today at 5pm, submit via catalyst
- Lab \#1 posted
- Machine language, the binary representation for instructions
- We'll see how it is designed for the common case
- Fixed-sized (32-bit) instructions
- Only 3 instruction formats
- Limited-sized immediate fields


## Assembly vs. machine language

- So far we've been using assembly language.
- We assign names to operations (e.g., add) and operands (e.g., \$t0).
- Branches and jumps use labels instead of actual addresses.
- Assemblers support many pseudo-instructions.
- Programs must eventually be translated into machine language, a binary format that can be stored in memory and decoded by the CPU
- MIPS machine language is designed to be easy to decode
- Each MIPS instruction is the same length, 32 bits.
- There are only three different instruction formats, which are very similar to each other.
- Studying MIPS machine language will also reveal some restrictions in the instruction set architecture, and how they can be overcome.


## R-type format

- Register-to-register arithmetic instructions use the R-type format.

| op | rs | rt | rd | shamt | func |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |

- This format includes six different fields.
- op is an operation code or opcode that selects a specific operation.
- rs and rt are the first and second source registers.
- rd is the destination register.
- shamt is only used for shift instructions.
- func is used together with op to select an arithmetic instruction.
- The inside back cover of the textbook lists opcodes and function codes for all of the MIPS instructions.


## About the registers

- We have to encode register names as 5-bit numbers from 00000 to 11111. - For example, $\$ t 8$ is register $\$ 24$, which is represented as 11000 - The complete mapping is given on page A-23 in the book.
- The number of registers available affects the instruction length.
- Each R-type instruction references 3 registers, which requires a total of 15 bits in the instruction word.
- We can't add more registers without either making instructions longer than 32 bits, or shortening other fields like op and possibly reducing the number of available operations.


## I-type format

- Load, store, branch and immediate instructions all use the I-type format.

| op | rs | rt | address |
| :---: | :---: | :---: | :---: |
| 6 bits | 5 bits | 5 bits | 16 bits |

- For uniformity, op, rs and rt are in the same positions as in the R -format.
- The meaning of the register fields depends on the exact instruction.
- rs is a source register-an address for loads and stores, or an operand for branch and immediate arithmetic instructions.
- rt is a source register for branches, but a destination register for the other I-type instructions.
- The address is a 16 -bit signed two's-complement value.
- It can range from $-32,768$ to $+32,767$.
- But that's not always enough!


## Larger constants

- Larger constants can be loaded into a register 16 bits at a time.
- The load upper immediate instruction lui loads the highest 16 bits of a register with a constant, and clears the lowest 16 bits to 0 s.
An immediate logical OR, ori, then sets the lower 16 bits.
- To load the 32-bit value 00000000001111010000100100000000

- This illustrates the principle of making the common case fast
- Most of the time, 16-bit constants are enough.
- It's still possible to load 32-bit constants, but at the cost of two instructions and one temporary register.
- Pseudo-instructions may contain large constants. Assemblers including SPIM will translate such instructions correctly.


## Loads and stores

- The limited 16 -bit constant can present problems for accesses to global data.
- Suppose we want to load from address $0 \times 10010004$
lui \$at, $0 \times 1001$
\# $0 \times 10010000$
1w \$t1, 0x0004(\$at)
\# Read from Mem[0x1001 0004]


## Larger branch constants

- Empirical studies of real programs show that most branches go to targets less than 32,767 instructions away-branches are mostly used in loops and conditionals, and programmers are taught to make code bodies short.
- If you do need to branch further, you can use a jump with a branch. For example, if "Far" is very far away, then the effect of:

$$
\text { beq } \$ s 0, \$ s 1 \text {, far }
$$

can be simulated with the following actual code.

$$
\begin{aligned}
& \text { bne } \begin{array}{l}
\text { \$s0, } \\
\text { j }
\end{array} \begin{array}{l}
\text { Far } 1, ~ N e x t ~
\end{array}
\end{aligned}
$$

- Again, the MIPS designers have taken care of the common case first.


## J-type format

- Finally, the jump instruction uses the J-type instruction format.

| op | address |
| :---: | :---: |
| 6 bits | 26 bits |

- The jump instruction contains a word address, not an offset
- Remember that each MIPS instruction is one word long, and word addresses must be divisible by four.
- So instead of saying "jump to address 4000," it's enough to just say "jump to instruction 1000."
- A 26-bit address field lets you jump to any address from 0 to $2^{28}$.
- your MP solutions had better be smaller than 256MB
- For even longer jumps, the jump register, or jr, instruction can be used.
jr \$ra \# Jump to 32-bit address in register \$ra


## Summary of Machine Language

- Machine language is the binary representation of instructions: - The format in which the machine actually executes them
- MIPS machine language is designed to simplify processor implementation
- Fixed length instructions
- 3 instruction encodings: R-type, I-type, and J-type
- Common operations fit in 1 instruction
- Uncommon (e.g., long immediates) require more than one

| $\mathbf{R}$ | opcode | rs | rt | rd | shamt | funct |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | opcode | rs | rt | immediate |  |  |
|  | opcode | target address |  |  |  |  |
|  |  |  |  |  |  |  |

## Decoding (1/7)

- Here are six machine language instructions in hexadecimal:
$00001025_{\text {hex }}$
$0005402 A_{\text {hex }}$
$11000003_{\text {hex }}$
$00441020_{\text {hex }}$
$20 A 5 F F F F_{\text {hex }}$
$08100001_{\text {hex }}$
- Let the first instruction be at address 4,194,304ten (0x00400000hex)
- Next step: convert hex to binary


## Decoding (2/7)

- The six machine language instructions in binary: 00000000000000000001000000100101 00000000000001010100000000101010 00010001000000000000000000000011 00000000010001000001000000100000 00100000101001011111111111111111 00001000000100000000000000000001
- Next step: identify opcode and format

${ }_{14}$


## Decoding (3/7)

- Select the opcode (first 6 bits) to determine the format: 00000000000000000001000000100101 00000000000001010100000000101010 00010001000000000000000000000011 00000000010001000001000000100000
00100000101001011111111111111111
00001000000100000000000000000001
- Look at opcode: 0 means R-Format, 2 or 3 mean J-Format, otherwise I-Format
- Next step: separation of fields R R I R I J Format:

| 0 | rs | rt | rd | shamt | funct |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{I}$ | $1,4-62$ | rs | rt | immediate |  |
| $\mathbf{J}$ | 2 or 3 | target address |  |  |  |
|  |  |  |  |  |  | 15

## Decoding (4/7)

- Fields separated based on format/opcode:
Format:

| $R$ | 0 | 0 | 0 | 2 | 0 | 37 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $R$ | 0 | 0 | 5 | 8 | 0 | 42 |  |
| I | 4 | 8 | 0 | +3 |  |  |  |
| R | 0 | 2 | 4 | 2 | 0 | 32 |  |
|  | 8 | 5 | 5 |  | -1 |  |  |
|  | 2 | $1,048,577$ |  |  |  |  |  |
|  | 2 |  |  |  |  |  |  |

- Next step: translate ("disassemble") MIPS assembly instructions R R I R I J Format:

Decoding (5/7)

- MIPS Assembly (Part 1):
- Address: Assembly instructions:

| $0 \times 00400000$ | or | $\$ 2, \$ 0, \$ 0$ |
| :--- | :--- | :--- |
| $0 \times 00400004$ | slt | $\$ 8, \$ 0, \$ 5$ |
| $0 \times 00400008$ | beq | $\$ 8, \$ 0,3$ |
| $0 \times 0040000$ c | add | $\$ 2, \$ 2, \$ 4$ |
| $0 \times 00400010$ | addi | $\$ 5, \$ 5,-1$ |
| $0 \times 00400014$ | j | $0 \times 100001$ |

- Better solution: translate to more meaningful MIPS instructions (fix the branch/jump and add labels, registers)


## Decoding (6/7)

- MIPS Assembly (Part 2):

|  | or | $\$ v 0, \$ 0, \$ 0$ |
| :--- | :--- | :--- |
| Loop: | slt | $\$ t 0, \$ 0, \$ a 1$ |
|  | beq | $\$ t 0, \$ 0$, Exit |
|  | add | $\$ v 0, \$ v 0, \$ a 0$ |
|  | addi | $\$ a 1, \$ a 1,-1$ |
|  | $j$ | Loop |

Exit:

- Next step: translate to C code (must be creative!)


## Decoding (7/7)

- Possible C code:
\$v0: var1
\$a0: var2
\$a1: var3
var1 = 0;
while (var3 > 0) \{
var1 += var2;
$\operatorname{var} 3=1$;
\}

|  | or | \$v0,\$0,\$0 |
| :---: | :---: | :---: |
| Loop: |  | \$to,\$0,\$a1 |
|  | beq | \$t0,\$0,Exit |
|  | add | \$v0,\$v0,\$a0 |
|  | addi | \$a1,\$a1,-1 |
|  | j | Loop |
| Exit: |  |  |

