## Today (10/6/2008)

- HW #1 due today at 5pm, submit via catalyst
- Lab #1 posted
- Machine language, the binary representation for instructions.
   We'll see how it is designed for the common case
  - Fixed-sized (32-bit) instructions
  - Only 3 instruction formats
  - Limited-sized immediate fields



1



| About the registers  |
|--|
| <ul> <li>We have to encode register names as 5-bit numbers from 00000 to 11111.</li> <li>For example, \$t8 is register \$24, which is represented as 11000.</li> <li>The complete mapping is given on page A-23 in the book.</li> <li>The number of registers available affects the instruction length.</li> <li>Each R-type instruction references 3 registers, which requires a total of 15 bits in the instruction word.</li> <li>We can't add more registers without either making instructions longer than 32 bits, or shortening other fields like op and possibly reducing the number of available operations.</li> </ul> |
| 4  |









| Larger branch constants   |          |
|---|----------|
| <ul> <li>Empirical studies of real programs show that most branches go to targe<br/>less than 32,767 instructions away—branches are mostly used in loops a<br/>conditionals, and programmers are taught to make code bodies short.</li> </ul> | ts<br>nc |
| <ul> <li>If you do need to branch further, you can use a jump with a branch. Fo<br/>example, if "Far" is very far away, then the effect of:</li> </ul>  | r        |
| beq \$s0, \$s1, Far<br>   |          |
| can be simulated with the following actual code.  |          |
| bne \$s0, \$s1, Next<br>j Far<br>Next:  |          |
| Again, the MIPS designers have taken care of the common case first.   |          |
|   |          |
|   |          |



| Μ  | achine langua  | age is th     | e binary r  | epresent  | ation of ins | structions: |
|----|--|---------------|-------------|-----------|--------------|-------------|
| -  | – The format   | in which      | the mach    | nine actu | ally execut  | es them     |
| Μ  | IPS machine  | language      | is design   | ed to sin | nplify proce | ssor        |
| ir | nplementatio   | n             |             |           |              |             |
| _  | – Fixed lengtł   | n instruc     | tions       |           |              |             |
| _  | - 3 instructio   | n encodi      | ngs: R-tvp  | e. I-type | e, and J-typ | e           |
| _  | – Common on  | erations      | fit in 1 in | struction | י<br>י<br>ו  |             |
|    |  | $\frac{1}{2}$ | long imm    | odiatos)  | roquiro mo   | ro than ono |
|    | • Oncomm   | JII (e.g.,    | tong inin   | ieulates) | require mo   |             |
|    |  |               |             |           |              |             |
|    | and a second | 223314        |             |           | abant        | fun ak      |
| R  | opcode   | IS            | IL          | Id        | snamt        | runct       |

11

| J | opcode | target address |
|---|--------|----------------|

.

.

Decoding Machine Language How do we convert 1s and 0s to assembly language and to C code? Machine language --> assembly  $\rightarrow$  C? For each 32 bits: 1. Look at opcode to distinguish between R- Format, JFormat, and I-Format 2. Use instruction format to determine which fields exist 3. Write out MIPS assembly code, converting each field to name, register number/name, or decimal/hex number 4. Logically convert this MIPS code into valid C code. Always possible? Unique? 12

| Decoding (1/7)  |    |
|---|----|
| <ul> <li>Here are six machine language instructions in</li> </ul>                                       |    |
| hexadecimal:  |    |
| 00001025 <sub>hex</sub>   |    |
| 0005402A <sub>hex</sub>   |    |
| 11000003 <sub>hex</sub>   |    |
| 00441020 <sub>hex</sub>   |    |
| 20A5FFFF <sub>hex</sub>   |    |
| 08100001 <sub>hex</sub>   |    |
| <ul> <li>Let the first instruction be at address 4,194,304<sub>ten</sub><br/>(0x00400000hex)</li> </ul> |    |
| <ul> <li>Next step: convert hex to binary</li> </ul>  |    |
|   |    |
|   | 13 |



|   |  |                                | Decodi       | ng (3/7                | )          |                  |    |
|---|--|--------------------------------|--------------|------------------------|------------|------------------|----|
| • | Select the o                                   | pcode (f                       | first 6 bits | s) to det              | ermine the | e format:        |    |
|   | 000000   | 000000                         | 000000       | 010000                 | 00100101   |                  |    |
|   | 000000   | 000000                         | 0010101      | 000000                 | 00101010   | )                |    |
|   | 000100   | 01000                          | 000000       | 000000                 | 00000011   |                  |    |
|   | 000000   | 00010                          | 0010000      | 010000                 | 00100000   | )                |    |
|   | 001000   | 001010                         | 0010111      | 111111                 | 11111111   |                  |    |
|   | 000010   | )00000 <sup>.</sup>            | 1000000      | 000000                 | 00000001   |                  |    |
| • | Look at opco<br>otherwise I-I<br>Next step: se | ode: 0 m<br>Format<br>eparatic | neans R-Fo   | ormat, 2<br>Is R R I F | or 3 mear  | n J-Format<br>t: | ,  |
| R | 0  | rs                             | rt           | rd                     | shamt      | funct            | ]  |
| 1 | 1, 4-62  | rs                             | rt           | i                      | mmedia     | te               |    |
| J | 2 or 3   |                                | targe        | t add                  | iress      |                  | 15 |

| R  | 0 | 0 | 0 | 2      | 0  | 37 |
|----|---|---|---|--------|----|----|
| R  | 0 | 0 | 5 | 8      | 0  | 42 |
| ۱Ľ | 4 | 8 | 0 |        | +3 |    |
| R  | 0 | 2 | 4 | 2      | 0  | 32 |
| ۱Ľ | 8 | 5 | 5 |        | -1 |    |
| J  | 2 |   | 1 | ,048,5 | 77 |    |

| • M       | IPS Assembly (Part 1):                                |                        |   |
|-----------|---|------------------------|---|
| • А       |   | uctions:               | ća ćo ćo  |
|           | UXUU4UUUUU  | Or                     | \$2,\$0,\$0                                     |
|           | 0x00400004  | slt                    | \$8,\$0,\$5                                     |
|           | 0x00400008  | beq                    | \$8,\$0,3                                       |
|           | 0x0040000c  | add                    | \$2,\$2,\$4                                     |
|           | 0x00400010  | addi                   | \$5,\$5,-1                                      |
|           | 0x00400014  | j                      | 0x100001  |
| ■ B<br>ir | etter solution: translat<br>Instructions (fix the bra | te to more<br>nch/jump | e meaningful MIPS<br>and add labels, registers) |

|                                      | (Devet 2).   |                          |  |
|--------------------------------------|--------------|--------------------------|--|
| <ul> <li>MIPS Assembly (</li> </ul>  | Part Z):     |                          |  |
|                                      | or           | \$v0,\$0,\$0             |  |
| Loop:                                | slt          | \$t0,\$0,\$a1            |  |
|                                      | beq          | \$t0,\$0,Exit            |  |
|                                      | add          | \$v0,\$v0,\$a0           |  |
|                                      | addi         | \$a1,\$a1,-1             |  |
|                                      | j            | Loop                     |  |
| Exit:                                |              |                          |  |
| <ul> <li>Next step: trans</li> </ul> | slate to C o | code (must be creative!) |  |

| Possible C code:   |                |                                      |   |
|--|----------------|--------------------------------------|---|
| <pre>\$v0: var1 \$a0: var2 \$a1: var3 var1 = 0; while (var3 &gt; 0) {     var1 += var2;     var3 -= 1; }</pre> | Loop:<br>Exit: | or<br>slt<br>beq<br>add<br>addi<br>j | \$v0,\$0,\$0<br>\$t0,\$0,\$a1<br>\$t0,\$0,Exit<br>\$v0,\$v0,\$a<br>\$a1,\$a1,-1<br>Loop |