
Today (10/6/2008)


- HW #1 due today at 5pm, submit via catalyst
- Lab #1 posted
- Machine language, the binary representation for instructions.
 - We'll see how it is **designed for the common case**
 - Fixed-sized (32-bit) instructions
 - Only 3 instruction formats
 - Limited-sized immediate fields


Assembly vs. machine language


- So far we've been using assembly language.
 - We assign names to operations (e.g., add) and operands (e.g., t0).
 - Branches and jumps use labels instead of actual addresses.
 - Assemblers support many pseudo-instructions.
- Programs must eventually be translated into machine language, a binary format that can be stored in memory and decoded by the CPU.
- MIPS machine language is designed to be easy to decode.
 - Each MIPS instruction is the same length, 32 bits.
 - There are only three different instruction formats, which are very similar to each other.
- Studying MIPS machine language will also reveal some restrictions in the instruction set architecture, and how they can be overcome.

1










- The limited 16-bit constant can present problems for accesses to global data.
- Suppose we want to load from address 0x10010004.


lui	\$at, 0x1001	# 0x1001 0000
٦w	<pre>\$t1, 0x0004(\$at)</pre>	<pre># Read from Mem[0x1001 0004]</pre>





- Empirical studies of real programs show that most branches go to targets less than 32,767 instructions away—branches are mostly used in loops and conditionals, and programmers are taught to make code bodies short.
- If you do need to branch further, you can use a jump with a branch. For example, if "Far" is very far away, then the effect of:

beq \$s0, \$s1, Far can be simulated with the following actual code. bne \$s0, \$s1, Next j Far Next:
bne \$s0, \$s1, Next j Far
j Far
• Again, the MIPS designers have taken care of the common case first.



Summary of Machine Language

- Machine language is the binary representation of instructions:
 The format in which the machine actually executes them
- MIPS machine language is designed to simplify processor implementation
 - Fixed length instructions
 - -3 instruction encodings: R-type, I-type, and J-type
 - Common operations fit in 1 instruction
 - Uncommon (e.g., long immediates) require more than one

L	opcode	rs	rt	rd	shamt	funct		
I	opcode	rs	rt	immediate				
ſ	opcode		targe					

Decoding Machine Language

How do we convert 1s and 0s to assembly language and to C code?

Machine language --> assembly \rightarrow C?

For each 32 bits:

11

- 1. Look at opcode to distinguish between R- Format, JFormat, and I-Format
- 2. Use instruction format to determine which fields exist
- 3. Write out MIPS assembly code, converting each field to name, register number/name, or decimal/hex number
- 4. Logically convert this MIPS code into valid C code. Always possible? Unique?

Decoding (1/7)

• Here are six machine language instructions in hexadecimal:

00001025_{hex}

0005402A_{hex}

11000003_{hex}

00441020_{hex}

20A5FFFF_{hex}

08100001_{hex}

 Let the first instruction be at address 4,194,304_{ten} (0x00400000hex)

• Next step: convert hex to binary

The six machine language instructions in binary:								
00000000000000000100000100101								
00000000000	0101010	000000	0101010					
000100010000	0000000	000000	0000011					
00000000100	0100000	100000	0100000					
001000001010010111111111111111111								
000010000001000000000000000000000000000								
Next step: identify	/ opcode	e and fo	ormat					

0	rs	rt	rd	shamt	funct
1, 4-62	rs	rt	i	mmedia	te
2 or 3		targe	t add	iress	

Decoding (3/7)

- Look at opcode: 0 means R-Format, 2 or 3 mean J-Format, otherwise I-Format
- Next step: separation of fields R R I R I J Format:

R	0	IS	rt	rd	shamt	funct
1	1, 4-62	rs	rt	i	mmedia	te
J	2 or 3		targe	t add	iress	

Decoding (4/7)

• Fields separated based on format/opcode:

Format:

R	0	0	0	2	0	37	
R	0	0	5	8	0	42	
1	4	8	0	+3			
R	0	2	4	2	0	32	
1	8	5	5		-1		
J	2		1,048,577				

 Next step: translate ("disassemble") MIPS assembly instructions R R I R I J Format:

Dece	oding (5/7)
 MIPS Assembly (Part 1): 		
 Address: Assembly instruction 0x00400000 	or	\$2,\$0,\$0
0x00400004	slt	\$8,\$0,\$5
0x00400008	beq	\$8,\$0,3
0x0040000c	add	\$2,\$2,\$4
0x00400010	addi	\$5,\$5,-1
0x00400014	j	0x100001
 Better solution: translate instructions (fix the branc 		e meaningful MIPS and add labels, registers)
		17

	Deco	oding (6/7)	
 MIPS Assembly (Page 1) 	art 2):		
	or	\$v0,\$0,\$0	
Loop:	slt	\$t0,\$0,\$a1	
	beq	\$t0,\$0,Exit	
	add	\$v0,\$v0,\$a0	
	addi	\$a1,\$a1,-1	
	j	Loop	
Exit:			
 Next step: transla 	te to C o	code (must be creative!)	
			18

Decoding	; (7/7)		
Possible C code:			
<pre>\$v0: var1 \$a0: var2 \$a1: var3 var1 = 0; while (var3 > 0) { var1 += var2; var3 -= 1; }</pre>	Loop: Exit:	or slt beq add addi j	\$t0,\$0,Exit \$v0,\$v0,\$a0
	L		19