Memory Hierarchy

- Memory: hierarchy of components of various speeds and capacities
- · Hierarchy driven by cost and performance
- In early days
 - Primary memory = main memory
 - Secondary memory = disks
- · Nowadays, hierarchy within the primary memory
 - One or more levels of cache on-chip (SRAM, expensive, fast)
 - Generally one level of cache off-chip (DRAM or SRAM; less expensive, slower)
 - Main memory (DRAM; slower; cheaper; more capacity)

11/19/2004 CSE378 Intro to caches


Goal of a memory hierarchy

- Keep close to the ALU the information that will be needed now and in the near future
 - Memory closest to ALU is fastest but also most expensive
- So, keep close to the ALU *only* the information that will be needed now and in the near future
- · Technology trends
 - Speed of processors (and SRAM) increase by 60% every year
 - Latency of DRAMS decrease by 7% every year
 - Hence the processor-memory gap or the memory wall hottleneck

11/19/2004 CSE378 Intro to caches 2

Processor-Memory Performance Gap

- x Memory latency decrease (10x over 8 years but densities have increased 100x over the same period)
- o x86 CPU speed (100x over 10 years)



Typical numbers

11/19/2004 CSE378 Intro to caches

Principle of locality

- A memory hierarchy works because code and data are not accessed randomly
- Computer programs exhibit the principle of locality
 - Temporal locality: data/code used in the past is likely to be reused in the future (e.g., code in loops, data in stacks)
 - Spatial locality: data/code close (in memory addresses) to the data/code that is being presently referenced will be referenced in the near future (straight-line code sequence, traversing an array)

11/19/2004 CSE378 Intro to caches 5

Caches

- Registers are not sufficient to keep enough data locality close to the ALU
- Main memory (DRAM) is too "far". It takes many cycles to access it
 - Instruction memory is accessed every cycle
- Hence need of fast memory between main memory and registers. This fast memory is called a cache.
 - A cache is much smaller (in amount of storage) than main memory
- Goal: keep in the cache what's most likely to be referenced in the near future


1/19/2004 CSE378 Intro to caches 6

Basic use of caches

- When fetching an instruction, first check to see whether it is in the cache
 - If so (cache hit) bring the instruction from the cache to the IR.
 - If not (cache miss) go to next level of memory hierarchy, until found
- When performing a load, first check to see whether it is in the cache
 - If cache hit, send the data from the cache to the destination register
 - If cache miss go to next level of memory hierarchy, until found
- When performing a store, several possibilities

- Ultimately, though, the store has to percolate to main memory

11/19/2004 CSE378 Intro to caches



Caches are ubiquitous

- Not a new idea. First cache in IBM System/85 (late 60's)
- Concept of cache used in many other aspects of computer systems
 - disk cache, network server cache, web cache etc.
- Works because programs exhibit locality
- Lots of research on caches in last 25 years because of the increasing gap between processor speed and (DRAM) memory latency
- Every current microprocessor has a cache hierarchy with at least one level on-chip

11/19/2004 CSE378 Intro to caches

Main memory access (review)

- Recall:
 - In a Load (or Store) the address is an index in the memory array
 - Each byte of memory has a unique address, i.e., the mapping between memory address and memory location is unique.

10

ALU Address


Main Mem

11/19/2004 CSE378 Intro to caches

Cache Access for a Load or an Instr. fetch

- · Cache is much smaller than main memory
 - Not all memory locations have a corresponding entry in the cache at a given time
- When a memory reference is generated, i.e., when the ALU generates an address:
 - There is a look-up in the cache: if the memory location is mapped in the cache, we have a cache hit. The contents of the cache location is returned to the ALU.
 - If we don't have a cache hit (cache miss), we have to look in next level in the memory hierarchy (i.e., other cache or main memory)

11/19/2004 CSE378 Intro to caches 11



Some basic questions on cache design

- When do we bring the contents of a memory location into the cache?
- Where do we put it?
- How do we know it's there?
- What happens if the cache is full and we want to bring something new?
 - In fact, a better question is "what happens if we want to bring something new and the place where it's supposed to go is already occupied?"


11/19/2004 CSE378 Intro to caches 13

Some "top level" answers

- When do we bring the contents of a memory location in the cache? -- The first time there is a cache miss for that location, that is "on demand"
- Where do we put it? -- Depends on cache organization (see next slides)
- How do we know it's there? -- Each entry in the cache carries its own name, or tag
- What happens if the cache is full and we want to bring something new? One entry currently in the cache will be *replaced* by the new one

11/19/2004 CSE378 Intro to caches 14

Generic cache organization



CSE378 Intro to caches

Cache organizations

- Mapping of a memory location to a cache entry can range from full generality to very restrictive
 - In general, the data portion of a cache block contains several words
- If a memory location can be mapped anywhere in the cache (full generality) we have a fully associative cache
- If a memory location can be mapped at a single cache entry (most restrictive) we have a direct-mapped cache
- If a memory location can be mapped at one of several cache entries, we have a set-associative cache

11/19/2004 CSE378 Intro to caches 16

How to check for a hit?

· For a fully associative cache

11/19/2004


- Check all tag (address) fields to see if there is a match with the address generated by ALU
- Very expensive if it has to be done fast because need to perform all the comparisons in parallel
- Fully associative caches do not exist for general-purpose caches
- For a direct mapped cache
 - Check only the tag field of the single possible entry
- · For a set associative cache
 - Check the tag fields of the set of possible entries


11/19/2004 CSE378 Intro to caches 17


Cache organization -- direct-mapped

- · Most restricted mapping
 - Direct-mapped cache. A given memory location (block) can only be mapped in a single place in the cache. Generally this place given by: (block address) mod (number of blocks in cache)


11/19/2004 CSE378 Intro to caches 18









Set-associative caches • Less restricted mapping - Set-associative cache. Blocks in the cache are grouped into sets and a given memory location (block) maps into a set. Within the set the block can be placed anywhere. Associativities of 2 (two-way set-associative),4, 8 and even 16 have been implemented. • Direct-mapped = 1-way set-associative • Fully associative with m entries is m-way set associative












• DEC Station 3100 - 64 KB (when giving the size, or capacity, of a cache, only the data part is counted) - Each block is 4 bytes (block size); hence 16 K blocks (aka lines) - displacement field: d = 2 bits (d = log₂ (block size)) - index field: i = 14 bits (i = log₂ (nbr of blocks)) - tag field: t = 32 - 14 - 2 = 16 bits







Why set-associative caches? Cons The higher the associativity the larger the number of comparisons to be made in parallel for high-performance (can have an impact on cycle time for on-chip caches) Pros Better hit ratio Great improvement from 1 to 2, less from 2 to 4, minimal after that

31

CSE378 Intro to caches

11/19/2004

