Levels in Processor Design

- Circuit design
- Keywords: transistors, wires etc.Results in gates, flip-flops etc.
- · Logical design
 - Putting gates (AND, NAND, ...) and flip-flops together to build basic blocks such as registers, ALU's etc (cf. CSE 370)
- · Register transfer
 - Describes execution of instructions by showing data flow between the basic blocks
- Processor description (the ISA)
- · System description
 - Includes memory hierarchy, I/O, multiprocessing etc

4/16/2004 CSE378 Single cycle implementation.


Register transfer level

- Two types of components (cf. CSE 370)
 - Combinational: the output is a function of the input (e.g., adder)
 - Sequential: state is remembered (e.g., register)

4/16/2004 CSE378 Single cycle implementation.


Synchronous design

- Use of a periodic clock
 - edge-triggered clocking determines when signals can be read and when the output of circuits is stable
 - Values in storage elements can be updated only at clock edges
 - Clock tells when events can occur, e.g., when signals sent by



Note: the same storage element can be read/written in the same cycle

4/16/2004 CSE378 Single cyc implementation.



Processor design: data path and control unit CPU Memory hierarchy bus CSE378 Single cycle implementation.

Processor design

- Data path
 - How does data flow between various basic blocks
 - What operations can be performed when data flows
 - What can be done in one clock cycle
- · Control unit
 - Sends signals to data path elements
 - Tells what data to move, where to move it, what operations are to be performed
- · Memory hierarchy
 - Holds program and data

4/16/2004 CSE378 Single cycle implementation. 6

Data path basic building blocks. Storage elements Basic building block (at the RT level) is a register In our mini-MIPS implementation registers will be 32-bits A register can be read or written Input bus Register Write enable signal Output bus CSE378 Single cycle implementation.

